Patents Assigned to Stardent Computer
-
Patent number: 5119324Abstract: A computer having a processing unit with improved performance characteristics. The computer includes a floating point multiplier, a floating point arithmetic logic unit (ALU), a first clock generator for generating a first clock and a second clock generator for generating a second clock. The second clock is generated to have a fixed relationship with the first clock. Specifically, the first clock is delayed and inverted to produce the second clock. The multiplier includes an output port operating under control of the second clock and coupled to provide data to a first input port of the adder. The adder includes both the first input port and a second input port, both operating under control of the second clock. A first and second input port of the multiplier and an output port of the adder operate under control of the first clock. The described configuration allows operation with reduced latency.Type: GrantFiled: February 20, 1990Date of Patent: June 2, 1992Assignee: Stardent ComputerInventor: Agha Y. Ahsan
-
Patent number: 5077686Abstract: A clock frequency multiplication circuit. A circuit is described for receiving a clock signal of a first frequency X and multiplying the frequency of the signal by a multiple N to produce a signal of frequency N times X. The circuit is particularly useful in, for example, computer systems in which it is desired to upgrade certain components such as a processor to operate at an increased clock speed without modifying the clock speed of the system clock and where it is further desired to provide synchronization between the system clock and the processor clock.Type: GrantFiled: January 31, 1990Date of Patent: December 31, 1991Assignee: Stardent ComputerInventor: Jon Rubinstein
-
Patent number: 5053986Abstract: A circuit for preserving sign information in a computer system. The computer system is capable of comparing and operating on the absolute value of two operands utilizing a pipelined architecture. Sign information is preserved through the use of a first plurality of stages corresponding to stages of the pipeline for storing sign information of a first operand and a second plurality of stages corresponding to stages of the pipeline for storing sign information of a second operand. Sign information is piped through the first and second plurality of stages under common control with the control for the pipeline. Upon completion of the comparison operation, the sign information for the operands is available. Further, the sign information for the first and second operands are coupled as inputs to a multiplexor.Type: GrantFiled: February 21, 1990Date of Patent: October 1, 1991Assignee: Stardent Computer, Inc.Inventors: Agha Y. Ahsan, Christopher B. Rockwood
-
Patent number: 4959781Abstract: An apparatus and method for processing of interrupts in a computer system includes interrupts which are presented substantially simultaneously to each of a plurality of processors in the computer system. Each of the plurality of processors may respond to the interrupts and the first processor assigned to handle the interrupt prevents the other processors from handling the interrupts. The present invention further discloses means for disabling processors from responding to interrupts.Type: GrantFiled: May 16, 1988Date of Patent: September 25, 1990Assignee: Stardent Computer, Inc.Inventors: Jon Rubinstein, Kenneth C. Klingman
-
Patent number: 4958350Abstract: A method and apparatus for detection and correction of errors in binary coded information. The method involves receiving a word of binary coded information and grouping the bits of the word of information. Parity bits are generated for each of the groups of bits. The bits are grouped according to three rules: (1) for any three parity bits, there is either one data bit or no data bit whose value effects all three parity bits, (2) for any four parity bits, there is no data bit whose value effects all four, and (3) for any data bit, there are exactly three parity bits whose values are effected by its value. The word bits and parity bits are stored on memory circuits. The bits are stored on the memory circuits in accordance with three rules: (1) no memory circuit may have both data bits and parity bits stored on it, (2) for all bits on a data chip, the sets of parity bits affected by them intersect in one parity bit, (3) for all parity chips, no data bit effects the value of three bits on the chip.Type: GrantFiled: March 2, 1988Date of Patent: September 18, 1990Assignee: Stardent Computer, Inc.Inventors: Wm. Spencer Worley, III, Eitan Fenson, James R. Weatherford
-
Patent number: 4935849Abstract: An apparatus and method for detecting data conflicts in a computer system and for throttling execution of instructions where data conflicts exist. The present invention comprises circuitry for detecting data conflict problems in a computer system. The circuit of the present invention comprises a plurality of registers associated with each processor in the system. The registers are used to store a range of elements to be written by the associated processor and a plurality of ranges of elements to be read by the associated processor. These ranges are then compared against data accesses by other processors in the computer system and where a data conflict exists, a circuit is provided for determining which processor will be allowed to continue processing and which processor will be prevented from continuing processing. The circuitry ensures the processor completes processing of instructions in a logical manner giving expected results.Type: GrantFiled: May 16, 1988Date of Patent: June 19, 1990Assignee: Stardent Computer, Inc.Inventor: Glen S. Miranker