Patents Assigned to STMicroelectronics AS
-
Publication number: 20240154034Abstract: A transistor includes a source region, a drain region and a body region arranged in a semiconductor layer. A gate region tops the body region. The body region includes a first doped layer and a second layer between the first doped layer and the gate region. The second layer is an epitaxial layer that is less heavily doped than the first doped layer.Type: ApplicationFiled: November 1, 2023Publication date: May 9, 2024Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Julien DURA, Franck JULIEN, Julien AMOUROUX, Stephane MONFRAY
-
Publication number: 20240154599Abstract: A microelectromechanical resonator device has: a main body, with a first surface and a second surface, opposite to one another along a vertical axis, and made of a first layer and a second layer, arranged on the first layer; a cap, having a respective first surface and a respective second surface, opposite to one another along the vertical axis, and coupled to the main body by bonding elements; and a piezoelectric resonator structure formed by: a mobile element, constituted by a resonator portion of the first layer, suspended in cantilever fashion with respect to an internal cavity provided in the second layer and moreover, on the opposite side, with respect to a housing cavity provided in the cap; a region of piezoelectric material, arranged on the mobile element on the first surface of the main body; and a top electrode, arranged on the region of piezoelectric material, the mobile element constituting a bottom electrode of the piezoelectric resonator structure.Type: ApplicationFiled: November 9, 2023Publication date: May 9, 2024Applicant: STMICROELECTRONICS S.r.l.Inventors: Federico VERCESI, Lorenzo CORSO, Giorgio ALLEGATO, Gabriele GATTERE
-
Publication number: 20240154515Abstract: A converter system includes a reference buffer buffering a reference input to produce a DAC reference, operating from a reference feedback voltage generated by a reference divider. A tail buffer generates a tail voltage from an input voltage generated from the DAC reference by a tail divider. An R-2R type DAC utilizes an R-2R ladder to generate a DAC output from a code. This ladder has a tail resistor coupled to the tail voltage. A feedback buffer buffers the DAC output to produce a converter reference. A DC-DC converter generates a DC output from a DC input, based upon a converter feedback voltage. A feedback divider coupled between the DC output and the converter reference generates the converter feedback voltage. Control circuitry selectively taps the reference divider to produce the reference feedback voltage (performing gain trimming) and selectively taps the tail divider to produce the input voltage (performing offset trimming).Type: ApplicationFiled: November 3, 2022Publication date: May 9, 2024Applicant: STMicroelectronics S.r.l.Inventors: Marco ATTANASIO, Stefano RAMORINI
-
Publication number: 20240151828Abstract: A pixel includes a SPAD having a cathode connected to a first node and an anode coupled to a first negative voltage, and a transistor circuit coupled between a supply voltage and a third node, that turns on in response to an enable signal. A cascode transistor connected between the third node and the first node is controlled by a cascode control signal. A cathode setting capacitor is connected between the first node and ground. A readout inverter is coupled between the intermediate node and an output node and generates an output signal. Turn-on of the transistor circuit sources current from the supply voltage node to the cathode setting capacitor, setting a reverse bias voltage across the SPAD to greater than its breakdown voltage. A photon impinging upon the SPAD cause avalanche of the SPAD which, when occurring after turn off of the transistor circuit, discharges the cathode setting capacitor.Type: ApplicationFiled: November 3, 2022Publication date: May 9, 2024Applicant: STMicroelectronics (Research & Development) LimitedInventors: Mohammed AL-RAWHANI, Bruce RAE
-
Publication number: 20240153557Abstract: A method for operating a sense amplifier in a one-switch one-resistance (1S1R) memory array, includes: generating a regulated full voltage and a regulated half voltage; applying the regulated full voltage and regulated half voltage to selected and unselected bit lines of the 1S1R memory array during read operations as an applied read voltage; and inducing and compensating for a sneak-path current during read operations by adjusting the applied read voltage based on the cell state of an accessed bit cell and an amplitude of the sneak-path current.Type: ApplicationFiled: December 11, 2023Publication date: May 9, 2024Applicants: Universite D'Aix Marseille, Centre National de la Recherche, STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Roussel) SASInventors: Jean-Michel PORTAL, Vincenzo DELLA MARCA, Jean-Pierre WALDER, Julien GASQUEZ, Philippe BOIVIN
-
Publication number: 20240151741Abstract: The MEMS device is formed by a substrate and a movable structure suspended on the substrate. The movable structure has a first mass, a second mass and a first elastic group mechanically coupled between the first and the second masses. The first elastic group is compliant along a first direction. The first mass is configured to move with respect to the substrate along the first direction. The MEMS device also has a second elastic group mechanically coupled between the substrate and the movable structure and compliant along the first direction; and an anchoring control structure fixed to the substrate, capacitively coupled to the second mass and configured to exert an electrostatic force on the second mass along the first direction.Type: ApplicationFiled: October 27, 2023Publication date: May 9, 2024Applicant: STMICROELECTRONICS S.r.l.Inventors: Manuel RIANI, Gabriele GATTERE, Francesco RIZZINI
-
Publication number: 20240151844Abstract: A flash analog-to-digital converter (ADC) receives an input control signal and performs coarse tuning of a frequency of an output signal, produced between first and second nodes having an inductance coupled therebetween. The flash ADC quantizes an operating frequency range for the output signal produced between the first and second nodes as M·?f, where M is an integer from 0 to N?1, where N is a number of intervals into which a frequency range for the output signal is divided, and where ?f is a resulting frequency step produced by the quantizing. The value of M is generated based upon the input control signal and a word controlling switches of a plurality of switched capacitance circuits associated with the first and second nodes to close ones of those switches associated with the control word to coarsely tune the frequency of the output signal.Type: ApplicationFiled: January 21, 2024Publication date: May 9, 2024Applicant: STMicroelectronics S.r.l.Inventors: Alessandro PARISI, Andrea CAVARRA, Alessandro FINOCCHIARO, Giuseppe PAPOTTO, Giuseppe PALMISANO
-
Patent number: 11977424Abstract: A processing system includes a reset circuit, a memory storing configuration data, and a hardware configuration circuit transmitting the configuration data to configuration data clients. The system executes a reset phase, configuration phase, and software runtime phase. First and second reset terminals are associated with first and second circuitries which are respectively associated with configuration data clients. The configuration data includes first and second mode configuration data for the first and second terminals. During the reset and configuration phase, the first circuitry activates a strong pull-down, and the second circuitry activates a weak pull-down.Type: GrantFiled: March 23, 2022Date of Patent: May 7, 2024Assignees: STMicroelectronics Application GmbH, STMicroelectronics S.r.l.Inventors: Roberto Colombo, Nicolas Bernard Grossier
-
Patent number: 11977971Abstract: A device include on-board memory, an applications processor, a digital signal processor (DSP) cluster, a configurable accelerator framework (CAF), and a communication bus architecture. The communication bus communicatively couples the applications processor, the DSP cluster, and the CAF to the on-board memory. The CAF includes a reconfigurable stream switch and data volume sculpting circuitry, which has an input and an output coupled to the reconfigurable stream switch. The data volume sculpting circuitry receives a series of frames, each frame formed as a two dimensional (2D) data structure, and determines a first dimension and a second dimension of each frame of the series of frames. Based on the first and second dimensions, the data volume sculpting circuitry determines for each frame a position and a size of a region-of-interest to be extracted from the respective frame, and extracts from each frame, data in the frame that is within the region-of-interest.Type: GrantFiled: February 10, 2023Date of Patent: May 7, 2024Assignees: STMICROELECTRONICS INTERNATIONAL N.V., STMICROELECTRONICS S.r.lInventors: Surinder Pal Singh, Thomas Boesch, Giuseppe Desoli
-
Patent number: 11977438Abstract: A processing system includes a plurality of circuits configured to generate a plurality of error signals. The processing system further includes a plurality of error pads and a fault collection circuit configured to receive the plurality of error signals and to generate a respective combined error signal for each of the plurality of error pads. The fault collection circuit includes a combinational logic circuit configured to generate the combined error signal by selectively routing the plurality of error signals to the plurality of error pads as a function of a set of configuring bits.Type: GrantFiled: August 19, 2021Date of Patent: May 7, 2024Assignee: STMicroelectronics Application GMBHInventor: Roberto Colombo
-
Patent number: 11977190Abstract: A device such as a dosimeter for detecting ionizing radiation, for example, X-ray radiation, in hospitals or the like. The device includes scintillator material configured to produce light as a result of radiation interacting with the scintillator material, and photoelectric conversion circuitry optically coupled to the scintillator material and configured to produce electrical signals via photoelectric conversion of light produced by the scintillator material. The device includes a plurality of photoelectric converters optically coupled with the scintillator material at spatially separated locations. The plurality of photoelectric converters thus produce respective electrical signals by photoelectric conversion of light produced by the scintillator material as a result of radiation interacting with the scintillator material. Improved energy linearity is thus facilitated while providing more efficient detection over the whole energy spectrum of radiation detected.Type: GrantFiled: June 30, 2020Date of Patent: May 7, 2024Assignee: STMICROELECTRONICS S.r.l.Inventors: Sara Loi, Paolo Crema, Alessandro Freguglia
-
Patent number: 11979704Abstract: The present disclosure is directed to a device that includes a headphone speaker housing that includes a coil having a first terminal and a second terminal that is configured to operate in a sound generation mode and a battery charging mode. A class D amplifier circuit is configured to rectify in a battery charging mode and amplify in a sound generation mode, the class D amplifier is coupled to the first terminal and the second terminal of the coil. The class D amplifier including a first, second, third, and fourth switch, the first terminal coupled between the first and second switch, the second terminal coupled between the third and fourth switch. An audio generation circuit having a third terminal and a fourth terminal, the third terminal coupled between the first and third switch of the class D amplifier and the fourth terminal coupled between the second and fourth switch of the class D amplifier. A battery charging circuit coupled to the third terminal and the fourth terminal.Type: GrantFiled: November 29, 2021Date of Patent: May 7, 2024Assignee: STMICROELECTRONICS DESIGN AND APPLICATION S.R.O.Inventors: Tomas Teply, Karel Blaha
-
Patent number: 11979167Abstract: A data weighted averaging (DWA) data word in a standard or normal form unary code format is first converted to a thermometer control word in an alternative or spatial form unary code format. The thermometer control word is then converted from the alternative or spatial form unary code format to output a corresponding binary word.Type: GrantFiled: July 28, 2022Date of Patent: May 7, 2024Assignee: STMicroelectronics International N.V.Inventors: Sharad Gupta, Ankur Bal
-
Patent number: 11977186Abstract: In an embodiment, a method includes: resetting respective count values of a plurality of analog counters to an initial count value, each analog counter of the plurality of analog counters corresponding to a histogram bin of a time-of-flight (ToF) histogram; after resetting the respective count values, receiving a plurality of digital addresses from a time-to-digital converter (TDC); during an integration period, for each received digital address, selecting one analog counter based on the received digital address, and changing the respective count value of the selected one analog counter towards a second count value by a discrete amount, where each analog counter has a final count value at an end of the integration period; and after the integration period, determining an associated final bin count of each histogram bin of the ToF histogram based on the final count value of the corresponding analog counter.Type: GrantFiled: June 7, 2021Date of Patent: May 7, 2024Assignee: STMicroelectronics (Research & Development) LimitedInventors: Kasper Buckbee, Neale Dutton
-
Patent number: 11978756Abstract: An electronic device includes a substrate semiconductor wafer with semiconductor portions separated from one another by through-passages. Electronic circuits and a dielectric layer with a network of electrical connections are formed at a front face of the substrate semiconductor wafer. Electrically conductive fillings are contained within the through-passages and are connected to the network of electrical connections. Interior dielectric layers for anti-diffusion protection are provided in the through-passages between the electrically conductive fillings and the semiconductor portions. Back side dielectric layers are joined to the interior dielectric layers.Type: GrantFiled: December 21, 2020Date of Patent: May 7, 2024Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Sonarith Chhun
-
Patent number: 11978416Abstract: Display elements, each having anode and cathode terminals, are arranged into rows and columns. Each row has an anode-line coupled to the anode terminals for its display elements. Each column has a cathode-line coupled to the cathode terminals for its display elements. A switch for each anode-line selectively couples that anode-line to a storage capacitor, and a switch for each cathode-line selectively couples that cathode-line to the storage capacitor. A display driver activates the row driver for a given row and the column driver for a given column. A switch driver closes the switch for the cathode-line for the given column, then opens the switch for that cathode-line. The display driver deactivates the row driver for the given row, after closing the switch for the cathode-line for the given column. The switch driver closes the switch for the anode-line for the given row.Type: GrantFiled: November 21, 2022Date of Patent: May 7, 2024Assignee: STMicroelectronics S.r.l.Inventors: Gaetano L'Episcopo, Giovanni Conti
-
Patent number: 11978530Abstract: A memory includes memory cells arranged in rows and in columns, with at least one bit line for each column being coupled to the memory cells of the column. A read/write circuit is coupled to the bit lines and is configured to receive, for each column, a binary datum to be stored in one of the memory cells of the column. The read/write circuit includes, for each column, a latch configured to store a bit of a key, and an encryption circuit configured to encrypt the received binary datum with the bit of the key to provide encrypted binary datum. The read/write circuit controls the bit line to thereby store the encrypted binary datum.Type: GrantFiled: December 20, 2021Date of Patent: May 7, 2024Assignee: STMicroelectronics SAInventor: Faress Tissafi Drissi
-
Patent number: 11978411Abstract: A non-emissive display includes a backlight controller sending a pulse during each sub-frame of a plurality of frames to row and column drivers that drive backlight zones. The row drivers count each pulse to keep a pulse count total, and reset the pulse count total when it is equal to a first number indicating how many row drivers are present. Each row driver activates its channels and waits for a next pulse if the pulse count total is not equal to the first number and if the pulse count total is equal to a second number indicating in which sub-frame that first driver is to be activated. Each row driver waits for a next pulse if the pulse count total is not equal to the first number and the second number. Each column driver activates its channel in response to receipt of each pulse.Type: GrantFiled: March 10, 2023Date of Patent: May 7, 2024Assignee: STMicroelectronics S.r.l.Inventors: Gaetano L'Episcopo, Giovanni Conti, Carmelo Occhipinti, Mario Antonio Aleo
-
Patent number: 11979153Abstract: A system on chip includes a programmable logic array. The system on chip also includes a signal conditioner coupled to a data input of the programmable logic array and configured to condition a data signal prior to processing the data signal with the programmable logic array. The signal conditioner can selectively condition the signal by one or both of synchronizing the data signal with a clock signal of the programmable logic array and generating a pulse from the data signal with an edge detector.Type: GrantFiled: April 29, 2022Date of Patent: May 7, 2024Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Jean-Francois Link, Mark Wallis, Joran Pantel
-
Patent number: 11979143Abstract: A circuit includes a high-side transistor pair and a low-side transistor pair having a common intermediate node. The high-side transistor pair includes a first transistor having a control node and a current flowpath therethrough configured to provide a current flow line between a supply voltage node and the intermediate node, and a second transistor having a current flowpath therethrough coupled to the control node of the first transistor. The low-side transistor pair includes a third transistor having a control node and a current flowpath therethrough configured to provide a current flow line between the intermediate node and the reference voltage node, and a fourth transistor having a current flowpath therethrough coupled to the control node of the third transistor. Testing circuitry is configured to be coupled to at least one of the second transistor and the fourth transistor to apply thereto a test-mode signal.Type: GrantFiled: July 21, 2022Date of Patent: May 7, 2024Assignee: STMicroelectronics S.r.l.Inventors: Nicola Errico, Valerio Bendotti, Luca Finazzi, Gaudenzia Bagnati