Abstract: The device may include a contactless element and a set of least two auxiliary elements. Each auxiliary element may include a slave SWP interface connected to a same master SWP interface of the contactless element through a SWP link, and a management module configured for activating at once only one slave SWP interface on the SWP link.

Abstract: A continuous time sigma-delta analog-to-digital converter comprising: a summator of an input analog signal and a feedback signal; a feed-forward integrator path connected to the summator and configured to provide a digital signal; a feedback digital-to-analog converter to convert the digital signal into a feedback analog signal; a feedback low pass filter structured to filter the feedback analog signal and provide the feedback signal to the summator.

Abstract: A method for writing and reading data in a main nonvolatile memory having target pages in which data are to be written and read, the method including providing a nonvolatile buffer having an erased area, providing a volatile cache memory, and receiving a write command to update a target page with updating data the length of which can be lower than the length of a page. The method also includes, in response to the write command, writing the updating data into the erased area of the nonvolatile buffer, together with management data of a first type, and recording an updated version of the target page in the cache memory or updating in the cache memory a previously updated version of the target page.

Abstract: An NFC controller analyzes incoming commands, by name, and decides, according a predefined name table, to which secure element the actual command and following commands are sent for processing.

Abstract: An image frequency rejection mixer has a first differential transconductor that receives a differential mixer input signal, a second differential transconductor that receives the differential mixer input signal and cross-coupled to the first differential transconductor, a first mixing circuit that generates a first differential mixing circuit output signal by mixing a first differential information signal with a first local oscillation signal, a second mixing circuit that generates a second differential mixing circuit output signal by mixing a second differential information signal with a second local oscillation signal, with the first local oscillation signal and the second local oscillation signal being in quadrature, and an image rejection circuit that generates a differential mixer output signal from the first and second differential mixing circuit output signals.

Abstract: A harmonic rejection mixer includes a differential in-phase signal path and a differential quadrature signal path, a shared differential transconductor for generating a shared transconductor output signal from a mixer input signal, a first selective mixing circuit disposed in the differential quadrature signal path and coupled to the shared differential transconductor, and a second selective mixing circuit disposed in the differential in-phase signal path and coupled to the shared differential transconductor, the first selective mixing circuit is controlled by a first selective control signal and the second selective mixing circuit is controlled by a second selective control signal to selectively supply the shared transconductor output signal to the differential quadrature signal path and the differential in-phase signal path, respectively.

Abstract: A loop filter having a first node on which to receive an input signal to the loop filter, a second node on which to provide an output signal of the loop filter, and a cascade arrangement of at least a first circuit that generates a zero, a second circuit that generates a first pole, and a third circuit that generates a second pole to form a passive loop filter of at least 3rd order. The cascade arrangement includes a first signal path coupling the first node to the second node, such that the first circuit is coupled to the first node through the second circuit and the third circuit. Further, the loop filter includes at least one transistor circuit, and a second signal path coupled in parallel to the first signal path at the first node and coupled to the second node through the transistor circuit.

Abstract: A harmonic rejection mixer for carrying out a frequency translation of a mixer input signal having a mixer input frequency, the mixer including an up-conversion mixer for generating an intermediate signal by multiplying the mixer input signal with a first local oscillation signal having a first local oscillation frequency, and a down-conversion mixer for generating a mixer output signal by multiplying the intermediate signal with a second local oscillation signal having a second local oscillation frequency. The first local oscillation frequency and the second local oscillation frequency are greater than the mixer input frequency. The first local oscillation signal is an l-time oversampled sine wave and the second local oscillation signal is an m-time oversampled sine wave.

Abstract: A frequency divider having a plurality of programmable latches connected in a feedback shift register configuration. A programmable latch of said plurality of latches comprises a program input to receive a program signal configured to select a polarity of the programmable latch among two opposite polarities. The frequency divider having a configuration module structured to provide at least the program signal to the program input to modify a divisor parameter of the frequency divider.

Abstract: A current-controlled resistor comprises a first input terminal configured to receive an input signal and a second input terminal configured to receive a current control signal. The resistor comprises a first stage configured to receive the current control signal; the first stage includes first and second PN diodes having first terminals of a first type and second terminals of a second type. The first terminals of the first and second PN diodes are coupled each other and a second terminal of the first PN diode is coupled to the first input terminal. The resistor comprises a second stage configured to receive the current control signal; the second stage includes a third PN diode having first and second terminals of the first and second types, the second terminal of the third PN diode being coupled to the second terminal of the second PN diode.

Abstract: A battery includes a battery module that includes a plurality of submodules electrically connected in series. Each submodule comprises first and second submodule terminals and a cell. At least one submodule in each battery module is a switchable submodule comprising a submodule switching circuit. The submodule switching circuit is switchable between a first state and a second state. The submodule switching circuit electrically connects the cell of the switchable submodule between the first and second submodule terminals when the submodule switching circuit is in the first state. The submodule switching circuit provides an electrical bypass connection between the first and second submodule terminals and the cell of the switchable submodule is electrically disconnected from at least one of the first and second submodule terminals when the switching circuit is in the second state. The battery further comprises a control unit for operating the switching circuit of each module.

Abstract: A continuous time sigma-delta analog-to-digital converter comprising: a summator of an input analog signal and a feedback signal; a feed-forward integrator path connected to the summator and configured to provide a digital signal; a feedback digital-to-analog converter to convert the digital signal into a feedback analog signal; a feedback low pass filter structured to filter the feedback analog signal and provide the feedback signal to the summator.

Abstract: A driving circuit comprises a first and a second switching circuit coupled in parallel to a node which is adapted to be coupled to a load, a first and a second detecting circuit, and a synchronizing circuit having an input coupled to the first and second detecting circuits and having an output coupled to the first and second switching circuits. The first detecting circuit detects a current associated with the first switching circuit and the second detecting circuit detects a current associated with the second switching circuit. The synchronizing circuit operates the first and second switching circuits to switch synchronously to a conducting state, and operates the first and second switching circuits to switch synchronously to a non-conducting state in the event that one of the first and second detecting circuits detects a current equal to or higher than a threshold value.

Abstract: A transconductor circuit, particularly according to the multi-tanh principle, having a first input node and a second input node, a first differential amplifier coupled to the first and second input nodes, and having a first offset voltage, and a second differential amplifier coupled to the first and second input nodes, and having a second offset voltage different from the first offset voltage. A first resistance circuit is coupled between the first differential amplifier and at least one current source, and a second resistance circuit is coupled between the second differential amplifier and the at least one current source. Varying of the current sources enables control of the transconductance without degrading linearity.

Abstract: An integrated circuit, comprises a wakeup terminal; a supply voltage terminal configured to receive a supply voltage; and a power control circuit. The power control circuit comprises an enable circuit coupled to the wakeup terminal and configured to generate a voltage monitoring enable signal as a response to a wakeup signal received at the wakeup terminal, and a voltage monitoring circuit for generating a supply voltage level indication signal. The voltage monitoring circuit is coupled to the supply voltage terminal and comprises an operation switch controlled by the voltage monitoring enable signal. The voltage monitoring circuit is configured to determine if the supply voltage is above a threshold voltage and set the supply voltage level indication signal accordingly. The integrated circuit further comprises processing circuitry, with the supply voltage level indication signal controlling the switching between a normal operation state and a standby state of the processing circuitry.

Abstract: A continuous time sigma-delta analog-to-digital converter comprising: a summator of an input analog signal and a feedback signal; a feed-forward integrator path connected to the summator and configured to provide a digital signal; a feedback digital-to-analog converter to convert the digital signal into a feedback analog signal; a feedback low pass filter structured to filter the feedback analog signal and provide the feedback signal to the summator.

Abstract: A transconductor circuit, particularly according to the multi-tanh principle, having a first input node and a second input node, a first differential amplifier coupled to the first and second input nodes, and having a first offset voltage, and a second differential amplifier coupled to the first and second input nodes, and having a second offset voltage different from the first offset voltage. A first resistance circuit is coupled between the first differential amplifier and at least one current source, and a second resistance circuit is coupled between the second differential amplifier and the at least one current source. Varying of the current sources enables control of the transconductance without degrading linearity.

Abstract: A harmonic rejection mixer for carrying out a frequency translation of a mixer input signal having a mixer input frequency, the mixer including an up-conversion mixer for generating an intermediate signal by multiplying the mixer input signal with a first local oscillation signal having a first local oscillation frequency, and a down-conversion mixer for generating a mixer output signal by multiplying the intermediate signal with a second local oscillation signal having a second local oscillation frequency. The first local oscillation frequency and the second local oscillation frequency are greater than the mixer input frequency. The first local oscillation signal is an l-time oversampled sine wave and the second local oscillation signal is an m-time oversampled sine wave.

Abstract: A harmonic rejection mixer includes a differential in-phase signal path and a differential quadrature signal path, a shared differential transconductor for generating a shared transconductor output signal from a mixer input signal, a first selective mixing circuit disposed in the differential quadrature signal path and coupled to the shared differential transconductor, and a second selective mixing circuit disposed in the differential in-phase signal path and coupled to the shared differential transconductor, the first selective mixing circuit is controlled by a first selective control signal and the second selective mixing circuit is controlled by a second selective control signal to selectively supply the shared transconductor output signal to the differential quadrature signal path and the differential in-phase signal path, respectively.

Abstract: An image frequency rejection mixer has a first differential transconductor that receives a differential mixer input signal, a second differential transconductor that receives the differential mixer input signal and cross-coupled to the first differential transconductor, a first mixing circuit that generates a first differential mixing circuit output signal by mixing a first differential information signal with a first local oscillation signal, a second mixing circuit that generates a second differential mixing circuit output signal by mixing a second differential information signal with a second local oscillation signal, with the first local oscillation signal and the second local oscillation signal being in quadrature, and an image rejection circuit that generates a differential mixer output signal from the first and second differential mixing circuit output signals.