Patents Assigned to Synergy Semiconductor Corporation
-
Patent number: 6004855Abstract: A process for producing a small shallow-depth high-performance bipolar structure having low parasitic capacitance is disclosed wherein an active base region of a P-type material is first defined in a substrate, a portion of which is of N-type material in a device formation area surrounded by an isolating oxide regions, such as trenches or the like. An N-doped polysilicon layer is then defined over the active base region and over field oxide regions located atop the isolating trenches. This N-poly region, when treated, will provide an interdigitated collector with self aligning emitter region aligned over the active base region. After appropriate spaced isolation layers are placed, a P-poly layer is laid down and heat treated to cause the P-type doping material to diffuse into the substrate contact to the active base region. A thin buried collector layer, approximately 1.Type: GrantFiled: October 29, 1997Date of Patent: December 21, 1999Assignee: Synergy Semiconductor CorporationInventors: Larry Joseph Pollock, George William Brown
-
Patent number: 5455191Abstract: A high density ASIC cell provides customization solely at the polysilicon #2, insulator #3 levels. High density is achieved by permitting a metal #1 trace to traverse an underlying transistor, without requiring space between adjacent transistors to facilitate traversing interconnects. Oversized collector and emitter traces at the polysilicon #1 level make downward contact with the collector and base regions of the underlying transistor, and provide redundant upward contact with collector and emitter polysilicon #2 traces. Contact between the transistor base and a base polysilicon #2 trace is also made. The polysilicon #2 emitter, base and collector traces provide a replicated, unvarying pattern that preferably defines a 3.times.3 matrix of potential contact points for overlying metal #1 traces to contact the underlying transistor's emitter, base and collector. A metal #1 trace can traverse this 3.times.3 matrix simply by not providing openings in the insulating #3 layer beneath the traverse.Type: GrantFiled: August 31, 1992Date of Patent: October 3, 1995Assignee: Synergy Semiconductor CorporationInventors: David A. Gray, Thomas S. W. Wong
-
Patent number: 5381057Abstract: The present invention relates to a modified emitter coupled logic circuit which includes a differential logic stage and an emitter-follower output stage. An active pull-down circuit and a constant voltage source are included in the output stage of this circuit to allow the output of the circuit to switch from a high level to a low level at approximately the same speed as the output can switch from a low level to a high level. A particular embodiment of the present invention provides a constant voltage source comprising an operational amplifier, a reference potential generating circuit and a constant voltage signal adjusting circuit.Type: GrantFiled: May 3, 1993Date of Patent: January 10, 1995Assignees: Kabushiki Kaisha Toshiba, Synergy Semiconductor CorporationInventors: Tadahiro Kuroda, David A. Gray
-
Patent number: 5200924Abstract: A bit line discharge and sense circuit is provided for use with a static RAM that includes a row and column array of memory cells addressable via first and second bit lines and also a row select line. Each memory cell includes a transistor pair, wherein the first and second bit lines are coupled to an emitter of a first and second transistor comprising the transistor pair. The invention couples two current sources via the associated bit lines to the emitter of each transistor in the cell. A first current source is coupled when the cell is selected and provides a first current value having a bit line capacitance discharge current component and a first transistor read current component. A second current source is coupled to the same emitter when the cell is selected, and provides a lower current value. The first current source rapidly discharges capacitance associated with the associated bit line on the selected cell.Type: GrantFiled: May 21, 1991Date of Patent: April 6, 1993Assignee: Synergy Semiconductor CorporationInventor: Thomas S. W. Wong
-
Patent number: 5188971Abstract: Bipolar devices on a common substrate are formed in tubs defined by a sinker that is self-aligning with the isolating trench and provides a relatively low vertical resistance contact from a surface contact to the underlying buried layer. In a first embodiment, the isolating trench initially is defined only down to the top surface of the buried layer. The trench walls are then doped, and the dopant allowed to diffuse laterally through the trench sidewalls. The resultant sinker is self-aligned with the isolating trench. The trench depth is then further increased to a desired depth preferably penetrating into the substrate. Thereafter, a bipolar device is formed in the tub, preferably with the device collector adjacent the trench and thus aligned with the sinker. In a second embodiment, an opening is formed in the surface oxide defining the area where the trench (when formed) will be cut.Type: GrantFiled: December 27, 1990Date of Patent: February 23, 1993Assignee: Synergy Semiconductor CorporationInventors: Larry J. Pollock, Atiye Bayman
-
Patent number: 5105253Abstract: A substrate tap is incorporated in an integrated circuit which comprises a plurality of transistors formed in isolated device regions in a substrate material comprising a layer of N-type material over a layer of P-type material. The isolated device regions are defined by isolating slots extending down through said N-type material and into the P-type material. The trench for each substrate tap extend down to said P-type material and has an oxide layer lining the sidewalls of trench, a doped polysilicon layer covering the sides and bottom of said trench, and a doped implant or diffused region formed at the base of and in contact between the tap and the substrate. The substrate beneath the devices is connected to a negative potential to isolate the devices on said substrate. Preferably, the substrate tap includes a silicide layer formed over said polysilicon layer to enhance contact to said doped implant region.Type: GrantFiled: December 28, 1990Date of Patent: April 14, 1992Assignee: Synergy Semiconductor CorporationInventor: Larry J. Polllock
-
Patent number: 5029129Abstract: A switched load diode cell has been developed wherein first and second multi-emitter NPN transistors are provided having bases cross coupled to the other's collectors in typical latch fashion as shown in FIG. 5. A PN diode is provided having an anode coupled to the select line through a load resistor and a cathode coupled to the collector of each associated multi-emitter transistor. A parasitic lateral PNP transistor associated with the PN diode is provided having an emitter coupled to the select line through the same load resistor and a collector connected to the base of the associated multi-emitter transistor. A relatively low resistance load of about 500.OMEGA. is connected between the common node which consists of the emitter of the parasitic lateral PNP transistor and the anode of the PN diode and the select line. In this way, a switched load diode cell is provided.Type: GrantFiled: January 22, 1990Date of Patent: July 2, 1991Assignee: Synergy Semiconductor CorporationInventor: Thomas S. Wai Wong
-
Patent number: 5001538Abstract: A sinker which is self-aligned with the oxide isolating trench which is used to define the tub in which the complete bipolar device is located. In a preferred approach to the process for forming the sinker of this invention, little additional diffusion of the sinker occurs during subsequent processing, whereby an effective sinker, aligned with the collector of the bipolar device, is achieved without additional masking steps.Type: GrantFiled: December 28, 1988Date of Patent: March 19, 1991Assignee: Synergy Semiconductor CorporationInventors: Larry J. Pollock, Atiye Bayman