Patents Assigned to Tactical Fabs, Inc.
-
Patent number: 6653121Abstract: A chip for holding DNA samples and method of making same by masking a silicon substrate for spaced apart wells with a photoabrasive masking material, blasting the masked surface with microabrasive beads to produce roughened wells in the substrate and forming an oxide coating over the masked and roughened surface of the substrate.Type: GrantFiled: November 9, 2001Date of Patent: November 25, 2003Assignee: Tactical Fabs, Inc.Inventor: Jeffrey L. May
-
Patent number: 5691949Abstract: This invention relates to the design and manufacture of a wafer-size integrated circuit. Lower layers of the wafer sized integrated circuit comprise electrically isolated repeating blocks such as logic elements or blocks of circuit elements. An upper conductive layer comprises data and address bus structures. A discretionary via layer located between the upper layer and the lower layers can be patterned to accomplish multiple purposes. Patterning of the via layer avoids connecting the bus structure to defective elements or blocks, establishes addresses of elements, and establishes the organization of the addressing structure and data structure (for a memory wafer the word length, number of banks of words, and number of words per bank). The via layer is patterned to connect the upper bus lines to selected regions in the lower metal levels after testing (testing uses conventional techniques) for good and bad elements.Type: GrantFiled: January 17, 1996Date of Patent: November 25, 1997Assignee: Tactical Fabs, Inc.Inventors: James W. Hively, Mammen Thomas, Richard L. Bechtel
-
Patent number: 5514884Abstract: This invention relates to the design and manufacture of a wafer-size integrated circuit. Lower layers of the wafer sized integrated circuit comprise electrically isolated repeating blocks such as logic elements or blocks of circuit elements. An upper conductive layer comprises data and address bus structures. A discretionary via layer located between the upper layer and the lower layers can be patterned to accomplish multiple purposes. Patterning of the via layer avoids connecting the bus structure to defective elements or blocks, establishes addresses of elements, and establishes the organization of the addressing structure and data structure (for a memory wafer the word length, number of banks of words, and number of words per bank). The via layer is patterned to connect the upper bus lines to selected regions in the lower metal levels after testing (testing uses conventional techniques) for good and bad elements.Type: GrantFiled: May 23, 1994Date of Patent: May 7, 1996Assignee: Tactical Fabs, Inc.Inventors: James W. Hively, Mammen Thomas, Richard L. Bechtel
-
Patent number: 5315130Abstract: This invention relates to the design and manufacture of a wafer-size integrated circuit. Lower layers of the wafer sized integrated circuit comprise electrically isolated repeating blocks such as logic elements or blocks of circuit elements. An upper conductive layer comprises data and address bus structures. A discretionary via layer located between the upper layer and the lower layers can be patterned. Patterning of the via layer avoids connecting the bus structure to defective elements or blocks, establishes addresses of elements, and establishes the organization of the addressing structure and data structure. The via layer is patterned to connect the upper bus lines to selected regions in the lower metal levels after testing for good and bad elements.Type: GrantFiled: March 30, 1990Date of Patent: May 24, 1994Assignee: Tactical Fabs, Inc.Inventors: James W. Hively, Mammen Thomas, Richard L. Bechtel
-
Patent number: 5252507Abstract: This invention relates to the design and manufacture of a wafer-size integrated circuit. Lower layers of the wafer sized integrated circuit comprise electrically isolated repeating blocks such as logic elements or blocks of circuit elements. An upper conductive layer comprises data and address bus structures. A discretionary via layer located between the upper layer and the lower layers can be patterned to accomplish multiple purposes. Patterning of the via layer avoids connecting the bus structure to defective elements or blocks, establishes addresses of elements, and establishes the organization of the addressing structure and data structure (for a memory wafer the word length, number of banks of words, and number of words per bank). The via layer is patterned to connect the upper bus lines to selected regions in the lower metal levels after testing (testing uses conventional techniques) for good and bad elements.Type: GrantFiled: March 30, 1990Date of Patent: October 12, 1993Assignee: Tactical Fabs, Inc.Inventors: James W. Hively, Mammen Thomas, Richard L. Bechtel
-
Patent number: 5223741Abstract: A package for housing a large scale semiconductor integrated circuit structure, such as a wafer or an assemblage of chips in a hybrid configuration, comprises a heat spreading and dissipating base plate to which the wafer or hybrid circuit is directly bonded. Electrical connections from the periphery of the package interior to the wafer are preferably made with equal length TAB (Tape Automated Bonding) strips connected to electrically conductive pads located along a diameter of the wafer or the centerline of the hybrid circuit. If hermeticity is desired, the integrated circuit structure is encircled by a boundary strip of sandwich construction through which signals are routed, and to which a lid is attached. For hermeticity, the integrated circuit structure is surrounded on all sides with a barrier combining metal and ceramic; the remainder of the package may be constructed from conventional printed circuit board materials.Type: GrantFiled: September 1, 1989Date of Patent: June 29, 1993Assignee: Tactical Fabs, Inc.Inventors: Richard L. Bechtel, Mammen Thomas, James W. Hively
-
Patent number: 5182632Abstract: A package for multiple semiconductor integrated circuit chips uses an interconnect structure manufactured by semiconductor processing techniques to provide dense interconnections between chips and to input/output terminals. Chips are thermally connected to a Kovar or molybdenum heatsink. The interconnect structure is constructed by fabricating multiple layers of interconnect metallization on an optically flat glass (or other dielectric) surface patterned into lines and separated by smoothed glass dielectric. The metallization lines are interconnected by vias and lead to pads which are connected to chip pads and to exterior pins or wiring. An interconnect frame allows access to the chips and the interconnect structure to effect wire bonding of the chips to the metallization and provide sealable cavities for the chips. Elastomeric connectors extend through and are aligned by the frame to connect pads on the interconnect structure top to traces on a mother board to which the package is mounted.Type: GrantFiled: December 2, 1991Date of Patent: January 26, 1993Assignee: Tactical Fabs, Inc.Inventors: Richard L. Bechtel, Mammen Thomas, James W. Hively
-
Patent number: 4836861Abstract: A point contact solar cell structure and method of manufacturing which provides metal contact from positive and negative bus bars to alternating n-wells and p-wells in a solar cell crystal. The solar cell spans two side-by-side metal bus bars. On the bottom surface of the cell crystal two side-by-side perforated metal layers contact wells of only one conductivity type. Holes in the perforated metal layers are located beneath wells of the opposite conductivity type. An insulated junction between the two perforated metal layers is located directly above the junction between the two side-by-side metal bus bars. Fingers from the perforated metal layer above one bus bar reach across and down to contact the opposite bus bar. Metal lines also reach from the bus bars up through the holes in the perforated contact layers and contact wells within the crystal. This way, all n-wells and p-wells have electrical contact to their respective bus bars.Type: GrantFiled: April 11, 1988Date of Patent: June 6, 1989Assignee: Tactical Fabs, Inc.Inventors: Douglas L. Peltzer, Richard L. Bechtel, Wen C. Ko, William T. Liggett