Patents Assigned to Taiwan Semiconductor Company
-
Patent number: 11978797Abstract: A semiconductor device includes a gate structure, a drift region, a source region, a drain region, and a doped region. The gate structure is over a semiconductor substrate. The drift region is in the semiconductor substrate and laterally extends past a first side of the gate structure. The source region is in the semiconductor substrate and adjacent a second side of the gate structure opposite the first side. The drain region is in the drift region. The doped region is in the drift region and between the drain region and the gate structure. From a top view the doped region has a strip pattern extending in parallel with a strip pattern of the gate structure.Type: GrantFiled: August 9, 2022Date of Patent: May 7, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Lian-Jie Li, Yan-Bin Lu, Feng Han, Shuai Zhang
-
Publication number: 20240104285Abstract: A method is provided and includes several operations: arranging multiple channels extending in a first direction; arranging, in accordance with multiple weights of multiple macros, a first portion of the macro closer to a centroid of a core region of an integrated circuit than a second portion of the macros; and arranging the macros on opposite sides of the channels. The macros have multiple pins coupled to the channels interposed between the macros.Type: ApplicationFiled: December 1, 2023Publication date: March 28, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITEDInventors: Yi-Lin CHUANG, Shi-Wen TAN, Song LIU, Shih-Yao LIN, Wen-Yuan FANG
-
Patent number: 11929361Abstract: An integrated circuit includes a first transistor, a second transistor, a first power line, and a second power line. The first transistor has a first active region and a first gate structure, in which the first active region has a source region and a drain region on opposite sides of the first gate structure. The second transistor is below the first transistor, and has a second active region and a second gate structure, in which the second active region has a source region and a drain region on opposite sides of the second gate structure. The first power line is above the first transistor, in which the first power line is electrically connected to the source region of first active region. The second power line is below the second transistor, in which the second power line is electrically connected to the source region of second active region.Type: GrantFiled: July 26, 2022Date of Patent: March 12, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Xin-Yong Wang, Li-Chun Tien, Chih-Liang Chen
-
Patent number: 11923041Abstract: A device includes a memory array, bit line pairs, word lines, a modulation circuit and a control signal generator. The memory array has bit cells arranged in rows and columns. Each bit line pair is connected to a respective column of bit cells. Each word line is connected to a respective row of bit cells. The modulation circuit is coupled with at least one bit line pair. The control signal generator is coupled with the modulation circuit. The control signal generator includes a tracking wiring with a tracking length positively correlated with a depth distance of the word lines. The control signal generator is configured to produce a control signal, switching to a first voltage level for a first time duration in reference with the tracking length, for controlling the modulation circuit. A method of controlling aforesaid device is also disclosed.Type: GrantFiled: July 5, 2022Date of Patent: March 5, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Mu-Yang Ye, Lu-Ping Kong, Ming-Hung Chang
-
Publication number: 20150085558Abstract: A device and method for forming resistive random access memory cell are provided. The method includes: providing a first voltage to a first word line connected to a first RRAM cell to form the first RRAM cell; and providing a negative voltage to a second word line connected to a second RRAM cell that shares a first source line and a first bit line with the first RRAM cell. An exemplary device includes: a first RRAM cell, a second RRAM cell, a first voltage source and a charge pump circuit. The first RRAM cell is connected to a first word line. The second RRAM cell is connected to a second word line. The first voltage source provides a first voltage to the first word line to form the first RRAM cell. The charge pump circuit provides a negative voltage to the second word line.Type: ApplicationFiled: September 24, 2013Publication date: March 26, 2015Applicant: Taiwan Semiconductor Company LimitedInventors: CHIH-YANG CHANG, WEN-TING CHU, YU-WEI TING, CHUN-YANG TSAI, KUO-CHING HUANG
-
Patent number: 7969708Abstract: A method for forming an alpha-tantalum layer comprising disposing a nitrogen containing base layer on a semiconductor substrate, bombarding the nitrogen containing base layer with a bombarding element, thereby forming an alpha-tantalum seed layer, and sputtering a layer of tantalum on the alpha-tantalum seed layer, thereby forming a surface layer of substantially alpha-tantalum.Type: GrantFiled: November 1, 2007Date of Patent: June 28, 2011Assignee: Taiwan Semiconductor Company, Ltd.Inventors: Jung-Chih Tsao, Miao-Cheng Liao, Phil Sun, Kei-Wei Chen
-
Patent number: 6211085Abstract: A method for forming a Wolfram plug within a dual Damascene structure that can make copper interconnect at the first level metal thereby providing a first level metal copper contact. The method of the present invention eliminates Prior Art problems experienced in forming metal contacts for narrow and deep dual Damascene structures and allows the simultaneous formation of metal contacts for shallow and deep contact holes within dual Damascene structures. At the bottom of the conventional trench and hole of the Damascene structure, a wolfram film is selectively grown on the silicide. Barriers are formed on top of the wolfram and on the uncovered sides of the hole after which copper is deposited in the remainder of the hole. The top surface of the structure obtained in this manner is planarized using copper CVD technology.Type: GrantFiled: February 18, 1999Date of Patent: April 3, 2001Assignee: Taiwan Semiconductor CompanyInventor: Chung-Shi Liu