Patents Assigned to Texas Memory Systems, Inc.
-
Publication number: 20130145088Abstract: The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.Type: ApplicationFiled: February 4, 2013Publication date: June 6, 2013Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. FROST, Rebecca J. HUTSELL
-
Publication number: 20130124788Abstract: The disclosed embodiments are directed to methods and apparatuses for providing efficient and enhanced protection of data stored in a FLASH memory system. The methods and apparatuses involve a system controller for a plurality of FLASH memory devices in the FLASH memory system that is capable of protecting data using two layers of data protection, including inter-card card stripes and intra-card page stripes.Type: ApplicationFiled: December 6, 2012Publication date: May 16, 2013Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. FROST, Charles J. CAMP, Ken SCIANNA, Lance W. SHELTON
-
Publication number: 20130054980Abstract: A Flash-based storage system, card, and/or module comprises a Flash controller configured to encrypt the data pages of a page stripe by shuffling the data pages, including loading each data page into a data shuffling buffer in a sequential order relative to other data pages in the page stripe, and thereafter unloading each data page in a non-sequential order relative to other data pages in the page stripe. The Flash controller is also configured to scramble the data pages of the page stripe by performing a bitwise logical operation on the data pages that are unloaded from the data shuffling buffer. A user key and one or more system keys are used to perform the shuffling and scrambling. The Flash controller is further configured to flush the user key by bypassing the system's backup power supply and performing an emergency system shutdown without backing up system data.Type: ApplicationFiled: August 27, 2012Publication date: February 28, 2013Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. Frost, Charles J. Camp
-
Patent number: 8386887Abstract: The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.Type: GrantFiled: September 23, 2011Date of Patent: February 26, 2013Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Rebecca J. Hutsell
-
Publication number: 20120236639Abstract: Methods and apparatuses for reduction of Read Disturb errors in a NAND FLASH memory system utilizing modified or extra FLASH memory cells.Type: ApplicationFiled: May 28, 2012Publication date: September 20, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Charles J. Camp, Holloway H. Frost
-
Publication number: 20120233391Abstract: Methods and apparatuses for reduction of Read Disturb errors in a NAND FLASH memory system comprise a controller configured to organize FLASH memory devices into blocks, each block having a plurality of pages, and each page defining an individually addressable physical memory location. The controller is further configured to accumulate a Block READ Count corresponding to the number of times any pages in a first block of pages have been read since the first block was last erased. Once the READ count reaches a predetermined number, the controller responds to subsequent READ requests for pages within the first block by moving data associated with a requested page to a page in a second, different block without moving data associated with other pages in the first block, and modifying a logical-to-physical translation table to associate the moved data with the physical address of the page in the second block.Type: ApplicationFiled: May 28, 2012Publication date: September 13, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. Frost, Charles J. Camp, Timothy J. Fisher, James A. Fuxa, Lance W. Shelton
-
Publication number: 20120223757Abstract: Methods and apparatuses provide a clocked digital device having dynamically adjustable operating characteristics. The digital device comprises a digital clock management (“DCM”) circuit in which the amount of delay between receipt of an active edge of a clock signal at the input of the DCM circuit and appearance of an active edge of another clock signal at the output of the DCM circuit depends on a phase adjustment signal applied to the DCM circuit's phase adjust input. A phase adjustment circuit provides the phase adjustment signal to the DCM circuit's phase adjust input for controlling the amount of the delay between the clock signal at the input of the DCM circuit and the clock signal at the output of the DCM circuit.Type: ApplicationFiled: May 14, 2012Publication date: September 6, 2012Applicant: Texas Memory Systems, Inc.Inventor: Charles J. Camp
-
Publication number: 20120221888Abstract: Methods and apparatuses for enhanced protection of data stored in a FLASH memory system involve a controller capable of adapting to the failure of one or more FLASH memory devices in the memory system. The controller stores data in the form of page stripes, each page stripe composed of data pages, and each data page stored in a different FLASH memory device. The controller also detects failure of a FLASH memory device in which a data page of a particular page stripe is stored, reconstructs the data page, and stores the reconstructed data page in a new page stripe, where the number of data pages in the new page stripe is less than the number of data pages in the particular page stripe, and where no page of the new page stripe is stored in a memory location within the failed FLASH memory device.Type: ApplicationFiled: May 7, 2012Publication date: August 30, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. Frost, James A. Fuxa, Charles J. Camp
-
Publication number: 20120221781Abstract: Methods and apparatuses for enhanced protection of data stored in a FLASH memory system involve a controller capable of adapting to the failure of one or more FLASH memory devices in the memory system. The controller stores data in the form of page stripes, each page stripe composed of data pages, and each data page stored in a different FLASH memory device. The controller also detects failure of a FLASH memory device in which a data page of a particular page stripe is stored, reconstructs the data page, and stores the reconstructed data page in a new page stripe, where the number of data pages in the new page stripe is less than the number of data pages in the particular page stripe, and where no page of the new page stripe is stored in a memory location within the failed FLASH memory device.Type: ApplicationFiled: May 7, 2012Publication date: August 30, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. Frost, James A. Fuxa, Charles J. Camp
-
Patent number: 8255620Abstract: A Flash-based storage system, card, and/or module comprises a Flash controller configured to encrypt the data pages of a page stripe by shuffling the data pages, including loading each data page into a data shuffling buffer in a sequential order relative to other data pages in the page stripe, and thereafter unloading each data page in a non-sequential order relative to other data pages in the page stripe. The Flash controller is also configured to scramble the data pages of the page stripe by performing a bitwise logical operation on the data pages that are unloaded from the data shuffling buffer. A user key and one or more system keys are used to perform the shuffling and scrambling. The Flash controller is further configured to flush the user key by bypassing the system's backup power supply and performing an emergency system shutdown without backing up system data.Type: GrantFiled: December 22, 2011Date of Patent: August 28, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Charles J. Camp
-
Publication number: 20120166715Abstract: A Flash-based storage system, card, and/or module comprises a Flash controller configured to encrypt the data pages of a page stripe by shuffling the data pages, including loading each data page into a data shuffling buffer in a sequential order relative to other data pages in the page stripe, and thereafter unloading each data page in a non-sequential order relative to other data pages in the page stripe. The Flash controller is also configured to scramble the data pages of the page stripe by performing a bitwise logical operation on the data pages that are unloaded from the data shuffling buffer. A user key and one or more system keys are used to perform the shuffling and scrambling. The Flash controller is further configured to flush the user key by bypassing the system's backup power supply and performing an emergency system shutdown without backing up system data.Type: ApplicationFiled: December 22, 2011Publication date: June 28, 2012Applicant: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Charles J. Camp
-
Patent number: 8190842Abstract: Methods and apparatuses for reduction of Read Disturb errors in a NAND FLASH memory system comprise a controller configured to organize FLASH memory devices into blocks, each block having a plurality of pages, and each page defining an individually addressable physical memory location. The controller is further configured to accumulate a Block READ Count corresponding to the number of times any pages in a first block of pages have been read since the first block was last erased. Once the READ count reaches a predetermined number, the controller responds to subsequent READ requests for pages within the first block by moving data associated with a requested page to a page in a second, different block without moving data associated with other pages in the first block, and modifying a logical-to-physical translation table to associate the moved data with the physical address of the page in the second block.Type: GrantFiled: September 10, 2010Date of Patent: May 29, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Charles J. Camp, Timothy J. Fisher, James A. Fuxa, Lance W. Shelton
-
Patent number: 8189379Abstract: Methods and apparatuses for reduction of Read Disturb errors in a NAND FLASH memory system utilizing modified or extra FLASH memory cells.Type: GrantFiled: October 12, 2009Date of Patent: May 29, 2012Assignee: Texas Memory Systems, Inc.Inventors: Charles J. Camp, Holloway H. Frost
-
Patent number: 8179182Abstract: Methods and apparatuses provide a clocked digital device having dynamically adjustable operating characteristics. The digital device comprises a digital clock management (“DCM”) circuit in which the amount of delay between receipt of an active edge of a clock signal at the input of the DCM circuit and appearance of an active edge of another clock signal at the output of the DCM circuit depends on a phase adjustment signal applied to the DCM circuit's phase adjust input. A phase adjustment circuit provides the phase adjustment signal to the DCM circuit's phase adjust input for controlling the amount of the delay between the clock signal at the input of the DCM circuit and the clock signal at the output of the DCM circuit.Type: GrantFiled: April 18, 2011Date of Patent: May 15, 2012Assignee: Texas Memory Systems, Inc.Inventor: Charles J. Camp
-
Patent number: 8176360Abstract: Methods and apparatuses for enhanced protection of data stored in a FLASH memory system involve a controller capable of adapting to the failure of one or more FLASH memory devices in the memory system. The controller stores data in the form of page stripes, each page stripe composed of data pages, and each data page stored in a different FLASH memory device. The controller also detects failure of a FLASH memory device in which a data page of a particular page stripe is stored, reconstructs the data page, and stores the reconstructed data page in a new page stripe, where the number of data pages in the new page stripe is less than the number of data pages in the particular page stripe, and where no page of the new page stripe is stored in a memory location within the failed FLASH memory device.Type: GrantFiled: September 5, 2009Date of Patent: May 8, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, James A. Fuxa, Charles J. Camp
-
Patent number: 8176284Abstract: Methods and apparatuses for enhanced protection of data stored in a FLASH memory system involve a controller capable of protecting data using different size page stripes. The controller is configured to store data in FLASH memory devices in the form of page stripes, each page stripe comprising a plurality of pages of information, each page of information being stored in a different FLASH memory chip. The controller stores the data in a manner such that the pages making up each page stripe includes a plurality of data pages and at least one data protection page. In one implementation, the page stripes stored by the controller include a first page stripe having N data pages and one data protection page, and a second page stripe having M data pages and one data protection page, where N is an integer greater than three and M is an integer less than N.Type: GrantFiled: September 5, 2009Date of Patent: May 8, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, James A. Fuxa, Charles J. Camp
-
Publication number: 20120079352Abstract: The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.Type: ApplicationFiled: September 23, 2011Publication date: March 29, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. FROST, Rebecca J. HUTSELL
-
Patent number: D669465Type: GrantFiled: April 6, 2011Date of Patent: October 23, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Daniel E. Scheel, John R. Harris
-
Patent number: D669466Type: GrantFiled: April 29, 2011Date of Patent: October 23, 2012Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Daniel E. Scheel, John R. Harris
-
Patent number: D679272Type: GrantFiled: April 29, 2011Date of Patent: April 2, 2013Assignee: Texas Memory Systems, Inc.Inventors: Holloway H. Frost, Daniel E. Scheel, John R. Harris