Patents Assigned to Thunder Creative Technologies, Inc.
-
Publication number: 20090058492Abstract: The present invention is an electronic isolator that provides low input to output insertion loss, high output to input insertion loss, and substantial asymmetric isolation between a source circuit and a load circuit. The invention actively reduces noise and reflected power appearing on the isolator output. In numerous embodiments, the invention operates in circuit applications from dc through millimeter wave. Multistage electronic isolator embodiments provide increased isolation and greater noise reduction. In other embodiments, the electronic isolator also removes noise appearing on its input. In another embodiment the invention is configured for high power applications. This embodiment includes circuitry for redirecting power away from the load into resistors or other dissipative elements. In another embodiment, the electronic isolator is configured to remove signal distortion produced by one or more power amplifiers in the system.Type: ApplicationFiled: August 18, 2008Publication date: March 5, 2009Applicant: THUNDER CREATIVE TECHNOLOGIES, INC.Inventors: ROBERT D. WASHBURN, Robert F. McClanhan
-
Patent number: 7430291Abstract: The present invention provides termination for transmission line structures propagating common mode signals. Common mode signals typically represent noise in systems wherein information is transmitted as differential mode signals. The present invention terminates the common mode signals in a dynamically matched termination that prevents or significantly reduces reflection of said common signals without interference with differential mode transmission lines or their normal operation. Application is shown for an unshielded, twisted pair transmission line as commonly used in telephony-based systems for both voice and broadband data communication. The methods for application of the present invention to systems with large numbers of conductors are also shown.Type: GrantFiled: September 2, 2004Date of Patent: September 30, 2008Assignee: Thunder Creative Technologies, Inc.Inventors: Robert D. Washburn, Robert F. McClanahan
-
Patent number: 7420405Abstract: The present invention is an electronic isolator that provides low input to output insertion loss, high output to input insertion loss, and substantial asymmetric isolation between a source circuit and a load circuit. The invention actively reduces noise and reflected power appearing on the isolator output. In numerous embodiments, the invention operates in circuit applications from dc through millimeter wave. Multistage electronic isolator embodiments provide increased isolation and greater noise reduction. In other embodiments, the electronic isolator also removes noise appearing on its input. In another embodiment, the invention is configured for high power applications. This embodiment includes circuitry for redirecting power away from the load into resistors or other dissipative elements. In another embodiment, the electronic isolator is configured to remove signal distortion produced by one or more power amplifiers in the system.Type: GrantFiled: April 21, 2005Date of Patent: September 2, 2008Assignee: Thunder Creative Technologies, Inc.Inventors: Robert D. Washburn, Robert F. McClanhan
-
Patent number: 7312637Abstract: The present invention is an electronic circuit that significantly enhances timing margin in high-speed, digital memory modules. The circuit is implemented is applicable to all switching waveforms on both control and data signal lines that drive the memory bus. Implementation of the present invention also provides a significant reduction in power dissipation compared to memory modules of comparable size and speed utilizing the present art.Type: GrantFiled: August 17, 2005Date of Patent: December 25, 2007Assignee: Thunder Creative Technologies, Inc.Inventors: Robert D. Washburn, Robert F. McClanahan
-
Patent number: 7260000Abstract: The invention is an electronic circuit designed for incorporation on computer memory modules such as DDR DIMMs. It couples control signals such as address bits, bank selects, enable and even clock signals between the module input connector and the memory devices. The circuit provides low propagation delay, fast rise and fall times with no overshoot or undershoot, and significantly improves timing control compared to memory modules of the present art. Capacitive loading on the motherboard is typically much less than that provided by a single memory device input and is independent of the number of memory devices per bank or the number of banks of memory devices on the memory module. For multiple memory modules connected to the memory bus, capacitive loading is essentially N times the equivalent loading for a single memory module.Type: GrantFiled: May 25, 2006Date of Patent: August 21, 2007Assignee: Thunder Creative Technologies, Inc.Inventors: Robert D. Washburn, Robert F. McClanahan
-
Publication number: 20060294437Abstract: The invention is a point-of-load power conditioning system for computer memory modules that provides regulation and fast transient response for memory integrated circuit bias voltages. The invention uses low voltage drop regulation circuitry that is physically located on individual memory modules. Power consumption and memory module regulator power dissipation are minimized by use of off-module power preconditioning that provides module input power at an optimized voltage for the on-module regulator circuitry.Type: ApplicationFiled: June 22, 2006Publication date: December 28, 2006Applicant: Thunder Creative Technologies, Inc.Inventors: Robert Washburn, Robert McClanahan
-
Publication number: 20060285417Abstract: The invention is a clock interface circuit for high-speed computer memory modules. It provides improved timing margin due to improved rise and fall times than achieved with present JEDEC specified clock distribution and timing networks. The invention also provides for improved clock and inverse clock symmetry around VREF.Type: ApplicationFiled: May 24, 2006Publication date: December 21, 2006Applicant: THUNDER CREATIVE TECHNOLOGIES, INC.Inventors: Robert Washburn, Robert McClanahan
-
Publication number: 20060280004Abstract: The invention is an electronic circuit designed for incorporation on computer memory modules such as DDR DIMMs. It couples control signals such as address bits, bank selects, enable and even clock signals between the module input connector and the memory devices. The circuit provides low propagation delay, fast rise and fall times with no overshoot or undershoot, and significantly improves timing control compared to memory modules of the present art. Capacitive loading on the motherboard is typically much less than that provided by a single memory device input and is independent of the number of memory devices per bank or the number of banks of memory devices on the memory module. For multiple memory modules connected to the memory bus, capacitive loading is essentially N times the equivalent loading for a single memory module.Type: ApplicationFiled: May 25, 2006Publication date: December 14, 2006Applicant: THUNDER CREATIVE TECHNOLOGIES, INC.Inventors: Robert Washburn, Robert McClanahan
-
Patent number: 6897704Abstract: The present invention is an electronic isolator that provides low input to output insertion loss, high output to input insertion loss, and substantial asymmetric isolation between a source circuit and a load circuit. The invention actively reduces noise and reflected power appearing on the isolator output. In numerous embodiments, the invention operates in circuit applications from dc through millimeter wave. Multistage electronic isolator embodiments provide increased isolation and greater noise reduction. In other embodiments, the electronic isolator also removes noise appearing on its input. In another embodiment, the invention is configured for high power applications. This embodiment includes circuitry for redirecting power away from the load into resistors or other dissipative elements. In another embodiment, the electronic isolator is configured to remove signal distortion produced by one or more power amplifiers in the system.Type: GrantFiled: May 25, 2001Date of Patent: May 24, 2005Assignee: Thunder Creative Technologies, Inc.Inventors: Robert D. Washburn, Robert F. McClanhan