Patents Assigned to Tiempo
-
Patent number: 10922442Abstract: The electronic circuit comprises a logic module performing a first function. A number generator generates a series of first numbers. A voltage generator supplies the logic module with a first minimum operating voltage of the logic module and a variable additional second voltage having electrical characteristics that are functions at least of the first series of first numbers. The variable additional second voltage comprises at least a fixed voltage defined by an offset voltage value and a first periodic voltage defined at least by a first frequency and a first amplitude. The voltage generator is configured so that the value of the offset voltage, of the first frequency and/or of the first amplitude are defined at least from the series of first numbers.Type: GrantFiled: April 19, 2018Date of Patent: February 16, 2021Assignee: TIEMPOInventors: Marc Renaudin, Christophe Scarabello
-
Patent number: 10531615Abstract: A modular container or irrigation module, as well as a modular irrigation system obtained by arranging at least two of said modules. The proposed modular irrigation system comprises at least two irrigation modules of the invention, and by stacking the modules vertically, the system can be used to form a continuous-flow irrigation system in which excess irrigation water is recirculated and evaporation losses can be minimized. Similarly, the module and the system of the invention can be used to form a sustainable construction system in which multiple irrigation systems are arranged to form various architectural elements, such as green walls, green columns, vertical gardens and the like.Type: GrantFiled: February 11, 2015Date of Patent: January 14, 2020Assignee: Tiempo Libre Granada, S.L.Inventors: Jose Luis Jimenez Santillana, Manuel Vidal Cobos Rodriguez
-
Publication number: 20180307865Abstract: The electronic circuit comprises a logic module performing a first function. A number generator generates a series of first numbers. A voltage generator supplies the logic module with a first minimum operating voltage of the logic module and a variable additional second voltage having electrical characteristics that are functions at least of the first series of first numbers. The variable additional second voltage comprises at least a fixed voltage defined by an offset voltage value and a first periodic voltage defined at least by a first frequency and a first amplitude. The voltage generator is configured so that the value of the offset voltage, of the first frequency and/or of the first amplitude are defined at least from the series of first numbers.Type: ApplicationFiled: April 19, 2018Publication date: October 25, 2018Applicant: TIEMPOInventors: Marc RENAUDIN, Christophe SCARABELLO
-
Patent number: 10043766Abstract: The integrated circuit includes a functional block performing a logic and/or analog function. A control circuit is configured to transmit at least a first signal to the receiver and receive a second signal from receiver. The electrically conducting lines' first and second series connect the control circuit and receiver to perform the first and second signals' transit. A plurality of monitoring stations is simultaneously connected to first and second series of electrically conducting lines to define a first elementary electric pattern in the electrically conducting lines' first series and a distinct second elementary electric pattern equivalent to first elementary electric pattern in the electrically conducting lines' second series. A shield at least partially covers the functional block. The control circuit is configured to detect modification of first elementary electric pattern with respect to the second elementary electric pattern by absence of receipt of the second signal after a predefined time-out.Type: GrantFiled: July 25, 2017Date of Patent: August 7, 2018Assignee: TIEMPOInventors: Marc Renaudin, Bertrand Folco, Boubkar Boulahia
-
Publication number: 20180025996Abstract: The integrated circuit includes a functional block performing a logic and/or analog function. A control circuit is configured to transmit at least a first signal to the receiver and receive a second signal from receiver. The electrically conducting lines' first and second series connect the control circuit and receiver to perform the first and second signals' transit. A plurality of monitoring stations is simultaneously connected to first and second series of electrically conducting lines to define a first elementary electric pattern in the electrically conducting lines' first series and a distinct second elementary electric pattern equivalent to first elementary electric pattern in the electrically conducting lines' second series. A shield at least partially covers the functional block. The control circuit is configured to detect modification of first elementary electric pattern with respect to the second elementary electric pattern by absence of receipt of the second signal after a predefined time-out.Type: ApplicationFiled: July 25, 2017Publication date: January 25, 2018Applicant: TIEMPOInventors: Marc RENAUDIN, Bertrand FOLCO, Boubkar BOULAHIA
-
Patent number: 9514081Abstract: The asynchronous circuit includes an input channel, a divergence operator connecting the input channel to a plurality of intermediate channels, a convergence operator gathering the intermediate channels into a single output channel, a main sequencer including a plurality of sequentially-activated control channels, each intermediate channel being associated to a control channel, and a switch arranged in a request path of one of the intermediate channels and connected to the last active control channel. The circuit further includes a memory circuit, arranged in each of the other intermediate channels, connected to the associated control channel and configured to transmit the request signal of the associated intermediate channel to the output channel and to modify an output state of the associated intermediate channel, by means of the main sequencer, without requiring any state change of the input channel.Type: GrantFiled: September 13, 2013Date of Patent: December 6, 2016Assignee: TIEMPOInventors: Marc Renaudin, Alain Fonkoua, Yannick Monnet, Yassine Rjimati
-
Patent number: 8854075Abstract: The asynchronous circuit includes a fork having at least two branches, each branch being connected to a logic gate so that the logic gate receives as input a branch-ending signal. It further includes a circuit for branching the branch-ending signal at the level of each logic gate to form a branched signal, and a blocking circuit comprising a Muller gate and receiving as input at least one branched signal, the blocking circuit being configured to prevent the propagation of an output signal when the branch-ending signals are in different logic states.Type: GrantFiled: March 5, 2013Date of Patent: October 7, 2014Assignee: TiempoInventors: Marc Renaudin, David Nguyen Van Mau
-
Publication number: 20130234758Abstract: The asynchronous circuit includes a fork having at least two branches, each branch being connected to a logic gate so that the logic gate receives as input a branch-ending signal. It further includes a circuit for branching the branch-ending signal at the level of each logic gate to form a branched signal, and a blocking circuit comprising a Muller gate and receiving as input at least one branched signal, the blocking circuit being configured to prevent the propagation of an output signal when the branch-ending signals are in different logic states.Type: ApplicationFiled: March 5, 2013Publication date: September 12, 2013Applicant: TIEMPOInventors: Marc RENAUDIN, David NGUYEN VAN MAU
-
Patent number: 8171330Abstract: The asynchronous circuit insensitive to delays comprises at least one time delay insertion circuit on the propagation path of a signal. The delay insertion circuit comprises, between an input and an output of the signal, a Muller C-element and a plurality of delay circuits connected in series to an output of the Muller C-element. The outputs of the delay circuits are connected to corresponding inputs of a multiplexing circuit having an output constituting the output of the delay insertion circuit. The Muller C-element comprises an input connected to the output of the last delay circuit via an inverter gate, and an input constituting the input of the signal to the delay insertion circuit. The multiplexing circuit control circuit preferably comprises a random generator.Type: GrantFiled: May 22, 2009Date of Patent: May 1, 2012Assignee: TiempoInventors: Marc Renaudin, Ghislain Bouesse
-
Publication number: 20090307516Abstract: The asynchronous circuit insensitive to delays comprises at least one time delay insertion circuit on the propagation path of a signal. The delay insertion circuit comprises, between an input and an output of the signal, a Muller C-element and a plurality of delay circuits connected in series to an output of the Muller C-element. The outputs of the delay circuits are connected to corresponding inputs of a multiplexing circuit having an output constituting the output of the delay insertion circuit. The Muller C-element comprises an input connected to the output of the last delay circuit via an inverter gate, and an input constituting the input of the signal to the delay insertion circuit. The multiplexing circuit control circuit preferably comprises a random generator.Type: ApplicationFiled: May 22, 2009Publication date: December 10, 2009Applicant: TIEMPOInventors: Marc Renaudin, Ghislain Bouesse