Patents Assigned to Tilera Corporation
-
Patent number: 11151033Abstract: A processor includes a plurality of cache memories, and a plurality of processor cores, each associated with one of the cache memories. Each of at least some of the cache memories is associated with information indicating whether data stored in the cache memory is shared among multiple processor cores.Type: GrantFiled: March 13, 2014Date of Patent: October 19, 2021Assignee: Tilera CorporationInventors: David M. Wentzlaff, Matthew Mattina, Anant Agarwal
-
Patent number: 9514050Abstract: A multicore processor comprises a plurality of cache memories, and a plurality of processor cores, each associated with one of the cache memories. Each of at least some of the cache memories is configured to maintain at least a portion of the cache memory in which each cache line is dynamically managed as either local to the associated processor core or shared among multiple processor cores.Type: GrantFiled: October 7, 2013Date of Patent: December 6, 2016Assignee: Tilera CorporationInventors: Anant Agarwal, Ian Rudolf Bratt, Matthew Mattina
-
Patent number: 9384165Abstract: A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. An extension network connects input/output ports of the interconnection network to input/output ports of one or more peripheral devices, each input/output port of the interconnection network being associated with one of the processor tiles such that each input/output port of the interconnection network sends input data to the corresponding processor tile and receives output data from the corresponding processor tile. The extension network is configurable such that a mapping between input/output ports of the interconnection network and input/output ports of the one or more peripheral devices is configurable.Type: GrantFiled: October 21, 2011Date of Patent: July 5, 2016Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 9329798Abstract: The flow of data in an integrated circuit is controlled. The integrated circuit comprising a plurality of tiles, each tile comprising a processor, a switch including switching circuitry to forward data over data paths from other tiles to the processor and to switches of other tiles, and a receive buffer to store data from the switch. At a first tile, a count is maintained of data that has been sent to a second tile without receiving an acknowledgement up to a credit limit. At the second tile, data that arrives from the first tile when the receive buffer is full is sent to a memory outside of the tile.Type: GrantFiled: January 21, 2014Date of Patent: May 3, 2016Assignee: Tilera CorporationInventor: David M. Wentzlaff
-
Patent number: 9298618Abstract: An apparatus comprises a plurality of processor cores, each comprising a computation unit and a memory. The apparatus further comprises an interconnection network to transmit data among the processor cores. At least some of the memories are configured as a cache for memory external to the processor cores, and at least some of the processor cores are configured to transmit a message over the interconnection network to access a cache of another processor core.Type: GrantFiled: January 14, 2014Date of Patent: March 29, 2016Assignee: Tilera CorporationInventor: Matthew Mattina
-
Patent number: 9135215Abstract: Communicating among nodes in a network includes: sending a packet from an origin node to a destination node over a route including plural nodes. At each node in the route, routing of the packet is initiated according to a predicted path concurrently with verifying the correctness of the predicted path based on analyzing route information in the packet. In response to results of verifying the correctness of the predicted path, the routing of the packet is completed according to the predicted path or initiating a routing of the packet according to an actual path based on the route information in the packet.Type: GrantFiled: September 20, 2010Date of Patent: September 15, 2015Assignee: Tilera CorporationInventors: Ian Rudolf Bratt, Carl G. Ramey, Matthew Mattina
-
Patent number: 9063825Abstract: Managing data in a computing system comprising a plurality of cores includes: assigning an address within a memory address space for access by one of a plurality of memory controllers coupled to different respective cores based on a designated portion of the address. The designated portion is selected to exclude one or more highest order bits and bits that correspond to a cache line associated with the memory address. In response to a memory access request at one of the cores to access data stored at the address, the system determines which of the plurality of memory controllers to which the memory access request is to be directed based on the designated portion of the address.Type: GrantFiled: September 20, 2010Date of Patent: June 23, 2015Assignee: Tilera CorporationInventor: Liewei Bao
-
Patent number: 9009660Abstract: Programming in a multiprocessor environment includes accepting a program specification that defines a plurality of processing modules and one or more channels for sending data between ports of the modules, mapping each of the processing modules to run on a set of one or more processing engines of a network of interconnected processing engines, and for at least some of the channels, assigning one or more elements of one or more processing engines in the network to the channel for sending data between respective processing modules.Type: GrantFiled: November 29, 2006Date of Patent: April 14, 2015Assignee: Tilera CorporationInventors: Patrick Robert Griffin, Walter Lee, Anant Agarwal, David Wentzlaff
-
Patent number: 8949806Abstract: A system comprises a plurality of computation units interconnected by an interconnection network.Type: GrantFiled: August 17, 2012Date of Patent: February 3, 2015Assignee: Tilera CorporationInventors: Walter Lee, Robert A. Gottlieb, Vineet Soni, Anant Agarwal, Richard Schooler
-
Patent number: 8934347Abstract: Communicating among cores in a computing system comprising a plurality of cores, each core comprising a processor and a switch, includes: routing a packet from a core or from a device coupled to at least one core to a destination over a route including one or more cores, with an order of dimensions associated with the route being selected dynamically upon construction of the packet; routing the packet to a first core in the route over the first selected dimension; and routing the packet from the first core to the destination over the second dimension.Type: GrantFiled: September 20, 2010Date of Patent: January 13, 2015Assignee: Tilera CorporationInventors: Ian Rudolf Bratt, Carl G. Ramey, Matthew Mattina
-
Patent number: 8886899Abstract: Managing access to an external memory in a computing system comprising one or more cores includes: receiving memory requests to access a memory at a memory controller coupled to at least one of the cores; assigning, by the memory controller, respective priorities to the memory requests, the priorities being based on priority configuration information; providing access, by the memory controller, to the memory based on the memory requests according to the assigned priorities. Messages are received at the memory controller to modify the priority configuration information.Type: GrantFiled: September 20, 2010Date of Patent: November 11, 2014Assignee: Tilera CorporationInventor: Liewei Bao
-
Patent number: 8799624Abstract: Coupling a device to a multicore computing system that includes multiple cores that each include a processor includes sending messages to access memory coupled to at least one of the multiple cores, the memory having an address space, and the messages including a virtual address. An interface is provided for coupling the device to the multicore computing system in a shim that: transmits or receives messages on the communication network among the processors to or from the coupled device, and translates virtual addresses to physical addresses of the address space in response to receiving the messages over the communication network that include a virtual address.Type: GrantFiled: September 20, 2010Date of Patent: August 5, 2014Assignee: Tilera CorporationInventors: Patrick Robert Griffin, Carl G. Ramey
-
Patent number: 8799914Abstract: Managing processes in a computing system comprising one or more cores includes generating an object in an operating system running on at least one core. A reference to the object is distributed to each of at least one and fewer than all of a plurality of processes to be executed on the at least one core. The operating system controls access to a resource such that processes to which the reference to the object was distributed have access to the resource and processes to which the reference to the object was not distributed do not have access to the resource.Type: GrantFiled: September 20, 2010Date of Patent: August 5, 2014Assignee: Tilera CorporationInventor: Christopher D. Metcalf
-
Patent number: 8737392Abstract: A processor includes a plurality of processor tiles, each tile including a processor core, and an interconnection network interconnects the processor cores and enables transfer of data among the processor cores. The interconnection network has a plurality of dimensions in which an ordering of dimensions for routing data is configurable.Type: GrantFiled: October 21, 2011Date of Patent: May 27, 2014Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 8738860Abstract: A computing system comprises one or more cores. Each core comprises a processor. In some implementations, each processor is coupled to a communication network among the cores. In some implementations, a switch in each core includes switching circuitry to forward data received over data paths from other cores to the processor and to switches of other cores, and to forward data received from the processor to switches of other cores.Type: GrantFiled: October 25, 2011Date of Patent: May 27, 2014Assignee: Tilera CorporationInventors: Patrick Robert Griffin, Mathew Hostetter, Anant Agarwal, Chyi-Chang Miao, Christopher D. Metcalf, Bruce Edwards, Carl G. Ramey, Mark B. Rosenbluth, David M. Wentzlaff, Christopher J. Jackson, Ben Harrison, Kenneth M. Steele, John Amann, Shane Bell, Richard Conlin, Kevin Joyce, Christine Deignan, Liewei Bao, Matthew Mattina, Ian Rudolf Bratt, Richard Schooler
-
Publication number: 20140122560Abstract: A flexible, scalable server is described. The server includes plural server nodes each server node including processor cores and switching circuitry configured to couple the processor to a network among the cores with the plurality of cores implementing networking functions within the compute nodes wherein the plurality of cores networking capabilities allow the cores to connect to each other, and to offer a single interface to a network coupled to the server.Type: ApplicationFiled: March 8, 2013Publication date: May 1, 2014Applicant: TILERA CORPORATIONInventors: Carl G. Ramey, Matthew Mattina
-
Patent number: 8677081Abstract: A processor includes a plurality of cache memories, and a plurality of processor cores, each associated with one of the cache memories. Each of at least some of the cache memories is associated with information indicating whether data stored in the cache memory is shared among multiple processor cores.Type: GrantFiled: August 16, 2011Date of Patent: March 18, 2014Assignee: Tilera CorporationInventors: David M. Wentzlaff, Matthew Mattina, Anant Agarwal
-
Patent number: 8635378Abstract: The flow of data in an integrated circuit is controlled. The integrated circuit comprising a plurality of tiles, each tile comprising a processor, a switch including switching circuitry to forward data over data paths from other tiles to the processor and to switches of other tiles, and a receive buffer to store data from the switch. At a first tile, a count is maintained of data that has been sent to a second tile without receiving an acknowledgement up to a credit limit. At the second tile, data that arrives from the first tile when the receive buffer is full is sent to a memory outside of the tile.Type: GrantFiled: September 9, 2011Date of Patent: January 21, 2014Assignee: Tilera CorporationInventor: David Wentzlaff
-
Patent number: 8631205Abstract: An apparatus comprises a plurality of processor cores, each comprising a computation unit and a memory. The apparatus further comprises an interconnection network to transmit data among the processor cores. At least some of the memories are configured as a cache for memory external to the processor cores, and at least some of the processor cores are configured to transmit a message over the interconnection network to access a cache of another processor core.Type: GrantFiled: June 7, 2012Date of Patent: January 14, 2014Assignee: Tilera CorporationInventors: David M. Wentzlaff, Matthew Mattina, Anant Agarwal
-
Patent number: 8620940Abstract: A method for processing data for pattern matching includes: receiving a first sequence of data values; and generating a second sequence of data values based on the first sequence and one or more patterns and history of data values in the first sequence, wherein the second sequence has fewer data values than the first sequence and all subsequences in the first sequence that match at least one of the one or more patterns are represented in the second sequence.Type: GrantFiled: December 23, 2010Date of Patent: December 31, 2013Assignee: Tilera CorporationInventors: Mathew Hostetter, Kenneth M. Steele, Vijay Aggarwal