Patents Assigned to TRANSLARITY, INC.
-
Patent number: 10281491Abstract: A probe card is disclosed. The probe card includes a first disc, a second disc, an alignment plate and multiple micro probes. One of the micro probes includes a linear segment and a curved segment connected to each other at an angle stop. The first disc includes a recessed area having multiple holes formed therein, wherein one of the holes is configured to receive the linear segment of the micro probe. The second disc includes a recessed area having multiple holes formed therein, wherein one of the holes is configured to receive the curved segment of the micro probe. Placed within the recessed area of the second disc, the alignment plate includes multiple holes formed therein, wherein one of the holes is configured to receive the curved segment of the micro probe.Type: GrantFiled: November 30, 2016Date of Patent: May 7, 2019Assignee: TRANSLARITY, INC.Inventors: Francis T. McQuade, Raul Ramon Molina, IV, Michael Chrastecky
-
Publication number: 20180003737Abstract: Nanospike contactors suitable for semiconductor device test, and associated systems and methods are disclosed. A representative apparatus includes a package having a wafer side positioned to face toward a device under test and an inquiry side facing away from the wafer side. A plurality of wafer side sites are carried at the wafer side of the package. The nanospikes can be attached to nanospike sites on a wafer side of the package. Because of their small size, multiple nanospikes make contact with a single pad/solderball on the semiconductor device. In some embodiments, after detecting that the device under test passes the test, the device under the test can be packaged to create a known good die in a package.Type: ApplicationFiled: July 14, 2017Publication date: January 4, 2018Applicant: Translarity, Inc.Inventors: Douglas A. Preston, Morgan T. Johnson
-
Patent number: 9733272Abstract: Nanospike contactors suitable for semiconductor device test, and associated systems and methods are disclosed. A representative apparatus includes a package having a wafer side positioned to face toward a device under test and an inquiry side facing away from the wafer side. A plurality of wafer side sites are carried at the wafer side of the package. The nanospikes can be attached to nanospike sites on a wafer side of the package. Because of their small size, multiple nanospikes make contact with a single pad/solderball on the semiconductor device. In some embodiments, after detecting that the device under test passes the test, the device under the test can be packaged to create a known good die in a package.Type: GrantFiled: October 5, 2016Date of Patent: August 15, 2017Assignee: Translarity, Inc.Inventors: Douglas A. Preston, Morgan T. Johnson
-
Publication number: 20170219627Abstract: Methods and apparatus for testing unsingulated integrated circuits on a wafer include adapting a wafer prober for use with a full-wafer contactor disposed on the wafer. Some embodiments include placing a wafer on a chuck of the prober, aligning the wafer to a full-wafer contactor incorporated in the wafer prober, removably attaching the wafer to the full wafer contactor, separating the wafer from the chuck, and making electrical contact to one or more integrated circuits of the wafer by making physical contact with a surface of the full-wafer contactor that faces away from the wafer.Type: ApplicationFiled: February 15, 2017Publication date: August 3, 2017Applicant: Translarity, Inc.Inventor: Morgan T. Johnson
-
Publication number: 20170219629Abstract: A wafer testing system and associated methods of use and manufacture are disclosed herein. In one embodiment, the wafer test system includes an interposer having a first surface and a second surface facing away from the first surface. The system also includes a wafer translator having a first side facing the second surface of the interposer and a second side facing away from the first side and toward a wafer, the first side carrying a plurality of first terminals at a first scale and the second side carrying a plurality of second terminals at a second scale. The first scale is greater than the second scale.Type: ApplicationFiled: February 15, 2017Publication date: August 3, 2017Applicant: Translarity, Inc.Inventors: Aaron Durbin, David Keith, Morgan Johnson
-
Patent number: 9612278Abstract: Methods and apparatus for testing unsingulated integrated circuits on a wafer include adapting a wafer prober for use with full-wafer-contacter disposed on the wafer. Some embodiments include placing wafer on a chuck of the prober, aligning the wafer to a full-wafer contacter incorporated in the wafer prober; removably attaching the wafer to the full wafer contacter, separating the wafer from the chuck, and making electrical contact to one or more integrated circuits of the wafer by making physical contact with a surface of the full-wafer contacter that faces away from the wafer.Type: GrantFiled: May 12, 2015Date of Patent: April 4, 2017Assignee: Translarity, Inc.Inventor: Morgan T. Johnson
-
Patent number: 9612259Abstract: A wafer testing system and associated methods of use and manufacture are disclosed herein. In one embodiment, the wafer testing system includes an assembly for releaseably attaching a wafer to a wafer translator and the wafer translator to an interposer by means of separately operable vacuums, or pressure differentials. The assembly includes a wafer translator support ring coupled to the wafer translator, wherein a first flexible material extends from the wafer translator support ring so as to enclose the space between the wafer translator and the interposer so that the space may be evacuated by a first vacuum through one or more first evacuation paths. The assembly can further include a wafer support ring coupled to the wafer and the chuck, wherein a second flexible material extends from wafer support ring so as to enclose the space between the wafer and the wafer translator so that the space may be evacuated by a second vacuum through one or more second evacuation pathways.Type: GrantFiled: September 26, 2014Date of Patent: April 4, 2017Assignee: Translarity, Inc.Inventors: Aaron Durbin, David Keith, Morgan Johnson
-
Publication number: 20170074904Abstract: Nanospike contactors suitable for semiconductor device test, and associated systems and methods are disclosed. A representative apparatus includes a package having a wafer side positioned to face toward a device under test and an inquiry side facing away from the wafer side. A plurality of wafer side sites are carried at the wafer side of the package. The nanospikes can be attached to nanospike sites on a wafer side of the package. Because of their small size, multiple nanospikes make contact with a single pad/solderball on the semiconductor device. In some embodiments, after detecting that the device under test passes the test, the device under the test can be packaged to create a known good die in a package.Type: ApplicationFiled: October 5, 2016Publication date: March 16, 2017Applicant: Translarity, Inc.Inventors: Douglas A. Preston, Morgan T. Johnson
-
Publication number: 20170023616Abstract: Systems and methods for testing semiconductor wafers using a wafer translator are disclosed herein. In one embodiment, an apparatus for testing semiconductor dies includes a wafer translator having a wafer-side facing the dies and an inquiry-side facing away from the wafer-side. The inquiry-side of the wafer translator carries a first and a second plurality of inquiry-side contact structures. The first plurality of the inquiry-side contact structures is interleaved with the second plurality of the inquiry-side contact structures.Type: ApplicationFiled: May 27, 2016Publication date: January 26, 2017Applicant: Translarity, Inc.Inventor: Morgan T. Johnson
-
Publication number: 20170023617Abstract: Systems and methods for testing semiconductor wafers using a wafer translator are disclosed herein. In one embodiment, an apparatus for adjusting a wafer translator for testing semiconductor dies includes the semiconductor wafer translator having a wafer translator substrate with a wafer-side configured to face the dies. A plurality of wafer-side contact structures is carried by the wafer-side of the wafer translator. The apparatus also includes a shaping wafer having a shaping wafer substrate, and a plurality of cavities in the shaping wafer substrate. The wafer-side contact structures are shaped by contacting surfaces of the cavities of the shaping wafer substrate.Type: ApplicationFiled: June 10, 2016Publication date: January 26, 2017Applicant: Translarity, Inc.Inventors: Jens Ruffler, Douglas A. Preston, Christopher T. Lane, Thomas Aitken
-
Publication number: 20170023642Abstract: Systems and methods for testing semiconductor wafers using a wafer translator are disclosed herein. In one embodiment, an apparatus for testing semiconductor dies includes a semiconductor wafer translator having a wafer-side positioned to face toward a device under test, and an inquiry-side facing away from the wafer-side. The apparatus also includes a flexible arm peripherally connected to the wafer translator, and an evacuation opening within the flexible arm or within the wafer translator. The evacuation opening is open to a flow of a gas in a first position of the flexible arm, and closed to a flow of the gas in a second position of the flexible arm.Type: ApplicationFiled: May 27, 2016Publication date: January 26, 2017Applicant: Translarity, Inc.Inventors: Douglas A. Preston, Christopher T. Lane, Mark Gardiner, Morgan T. Johnson, Doug Buck, Nikolai Kalnin
-
Publication number: 20170016954Abstract: Systems and methods for testing semiconductor wafers using a wafer translator are disclosed herein. In one embodiment, an apparatus for testing semiconductor dies on a wafer includes a wafer translator having a wafer-side facing toward the wafer, and an inquiry-side facing away from the wafer-side. The wafer has an active side facing the translator. The apparatus includes a peripheral seal configured to seal a space between the wafer translator and the wafer, and a valve in a fluidic communication with the space between the wafer translator and the wafer.Type: ApplicationFiled: June 10, 2016Publication date: January 19, 2017Applicant: Translarity, Inc.Inventors: Nikolai Kalnin, Christopher T. Lane, David Ekstrom, Morgan T. Johnson, Douglas A. Preston
-
Patent number: 9494618Abstract: Nanospike contactors suitable for semiconductor device test, and associated systems and methods are disclosed. A representative apparatus includes a package having a wafer side positioned to face toward a device under test and an inquiry side facing away from the wafer side. A plurality of wafer side sites are carried at the wafer side of the package. The nanospikes can be attached to nanospike sites on a wafer side of the package. Because of their small size, multiple nanospikes make contact with a single pad/solderball on the semiconductor device. In some embodiments, after detecting that the device under test passes the test, the device under the test can be packaged to create a known good die in a package.Type: GrantFiled: March 15, 2013Date of Patent: November 15, 2016Assignee: Translarity, Inc.Inventors: Douglas A. Preston, Morgan T. Johnson
-
Patent number: 9222965Abstract: Translators coupleable to opposing surfaces of microelectronic substrates for testing, and associated systems and methods are disclosed. An arrangement in accordance with one embodiment includes a microelectronic substrate having a first major surface, a second major face facing opposite from the first major surface, and electrically conductive through-substrate vias extending through the substrate and electrically accessible from both the first and second surfaces.Type: GrantFiled: June 19, 2014Date of Patent: December 29, 2015Assignee: Translarity, Inc.Inventor: Morgan T. Johnson
-
Patent number: 9176186Abstract: A wafer translator and a wafer, removably attached to each other, provides the electrical connection to electrical contacts on integrated circuits on a wafer in such a manner that the electrical contacts are substantially undamaged in the process of making such electrical connections. Various embodiments of the present invention provide a gasketless sealing means for facilitating the formation by vacuum attachment of the wafer/wafer translator pair. In this way, no gasket is required to be disposed between the wafer and the wafer translator. Air, or gas, is evacuated from between the wafer and wafer translator through one or more evacuation pathways in the gasketless sealing means.Type: GrantFiled: January 17, 2013Date of Patent: November 3, 2015Assignee: TRANSLARITY, INC.Inventors: Aaron Durbin, Morgan T. Johnson, Jose A. Santos
-
Patent number: 9146269Abstract: A wafer translator and a wafer, removably attached to each other, provides the electrical connection to electrical contacts on integrated circuits on a wafer in such a manner that the electrical contacts are substantially undamaged in the process of making such electrical connections. Various embodiments of the present invention provide a gasketless sealing means for facilitating the formation by vacuum attachment of the wafer/wafer translator pair. In this way, no gasket is required to be disposed between the wafer and the wafer translator. Air, or gas, is evacuated from between the wafer and wafer translator through one or more evacuation pathways in the gasketless sealing means.Type: GrantFiled: January 17, 2013Date of Patent: September 29, 2015Assignee: Translarity, Inc.Inventors: Aaron Durbin, Morgan T. Johnson, Jose A. Santos
-
Patent number: 9052355Abstract: Methods and apparatus for testing unsingulated integrated circuits on a wafer include adapting a wafer prober for use with full-wafer-contacter disposed on the wafer. Some embodiments include placing wafer on a chuck of the prober, aligning the wafer to a full-wafer contacter incorporated in the wafer prober, removably attaching the wafer to the full wafer contacter, separating the wafer from the chuck, and making electrical contact to one or more integrated circuits of the wafer by making physical contact with a surface of the full-wafer contacter that faces away from the wafer.Type: GrantFiled: March 10, 2011Date of Patent: June 9, 2015Assignee: TRANSLARITY, INC.Inventor: Morgan T. Johnson
-
Patent number: RE46075Abstract: Assemblies include a substrate, such as a printed circuit board, with a first array of contact pads disposed thereon; a guide ring structure disposed on the substrate and at least partially surrounding the first array of contact pads; a translator socket disposed on the first array of contact pads, the translator socket adapted to receive the tester side of a translated wafer; a thermally conductive, conformal, heat spreading cushion adapted to be disposed over the backside of a wafer; a cover plate adapted to fit over the first array of contact pads, align with the guide ring structure, contain within it the various components disposed over the first array of contact pads, and removably attach to the substrate; and a bolster plate adapted to removably attach to a second side of the substrate.Type: GrantFiled: May 18, 2012Date of Patent: July 19, 2016Assignee: Translarity, Inc.Inventor: Morgan T. Johnson