Abstract: A multi-design integrated circuit having I/O buffers that are shared by multiple designs in the integrated circuit, the multi-design integrated circuit being designed by combining netlists and pin-pad assignment lists for the individual designs into one overall netlist or multi-design netlist.