Patents Assigned to Walton Advanced Electronics Ltd.
-
Patent number: 6744121Abstract: A multi-chip package with a LOC lead frame is disclosed. Such a LOC lead frame has a plurality of leads, with each lead from inside to outside being divided into a first inner portion, a supporting portion, a second inner portion and an outer connecting portion. By bending the leads, the first inner portion, the supporting portion, and the second inner portion are formed on different planes. The first inner portion is sticking to the bottom chip and enables the electrical connection to the bottom chip. The supporting portion is sticking to the upper chip, while the second inner portion enables the bonding wires electrically connect the upper chip. This design can pack the upper and the bottom chips with a LOC lead frame without turnover action during wire-bonding.Type: GrantFiled: April 19, 2001Date of Patent: June 1, 2004Assignee: Walton Advanced Electronics LTDInventors: Cecil Chang, Jansen Chiu
-
Publication number: 20030038347Abstract: A semiconductor package includes a die, a package body, a plurality of leads, and a plurality of metal bonding wires. The upper surface and the lower surface of the lead are exposed outside the package body for being electrically outer stacking and adhering terminals. The semiconductor packages are stacked each other by conductive materials formed on the upper surfaces and the lower surfaces of leads. This semiconductor package is non-leaded, and whose size and packaging thickness are decreased, thus it is suitable for high-density surface mounting and stacking.Type: ApplicationFiled: August 22, 2001Publication date: February 27, 2003Applicant: Walton Advanced Electronics LTDInventors: Jansen Chiu, Chien-Hung Lai
-
Publication number: 20030038358Abstract: A semiconductor package without outer leads such as QFN, SON is disclosed. The semiconductor package includes a die, a molding compound sealing the die, a plurality of metal leads, a plurality of metal bonding wires electrically connecting the die with the metal leads, and a plurality of metal support boards surrounded by the metal leads. The metal support boards support the die together by adhering and are used for being the power connecting terminals or ground potentials. Thus, the semiconductor package has a smaller thermal stress between the die and the metal support boards to avoid a warpage of the package or a delamination and a less noise interference.Type: ApplicationFiled: August 22, 2001Publication date: February 27, 2003Applicant: Walton Advanced Electronics LTDInventors: Jansen Chiu, Taurus Chao
-
Patent number: 6483181Abstract: A multi-chip package with a LOC lead frame is disclosed. Such a LOC lead frame has a plurality of leads, with each lead being divided into an inner portion and an outer connecting portion. A first tape adhering under the inner portions of the leads fastens the first chip and the first bonding wires electrically connect the first chip with the inner portions. A second tape adhering upon the inner portions of the leads fastens the second chip and the second bonding wires electrically connect the second chip with the inner portions. The second tape has a thickness so as to avoid the first bonding wires touching the second chip. The multi-chip package enables to package at least two chips by a LOC lead frame without turnover action during wire-bonding.Type: GrantFiled: April 19, 2001Date of Patent: November 19, 2002Assignee: Walton Advanced Electronics Ltd.Inventors: Cecil Chang, Jansen Chiu
-
Publication number: 20020153600Abstract: A double sided chip package is disclosed. The package includes a LOC leadframe having a plurality of leads. Each lead is outwardly divided into a supporting portion extended between a bottom chip and a upper chip for supporting both chips, an inner connecting portion sealed by a package body for electrically connecting the bottom chip and the upper chip to the LOC leadframe by wire-bonging, and an outer portion exposed from the package body. So the double sided chip package has the benefits of a less warping, a stronger lead bonding, and a well-balancing molding flow.Type: ApplicationFiled: April 19, 2001Publication date: October 24, 2002Applicant: Walton Advanced Electronics LTDInventors: Cecil Chang, Jansen Chiu
-
Publication number: 20020153601Abstract: A multi-chip package with a LOC lead frame is disclosed. Such a LOC lead frame has a plurality of leads, with each lead being divided into an inner portion and an outer connecting portion. A first tape adhering under the inner portions of the leads fastens the first chip and the first bonding wires electrically connect the first chip with the inner portions. A second tape adhering upon the inner portions of the leads fastens the second chip and the second bonding wires electrically connect the second chip with the inner portions. The second tape has a thickness so as to avoid the first bonding wires touching the second chip. The multi-chip package enables to package at least two chips by a LOC lead frame without turnover action during wire-bonding.Type: ApplicationFiled: April 19, 2001Publication date: October 24, 2002Applicant: Walton Advanced Electronics LTDInventors: Cecil Chang, Jansen Chiu
-
Publication number: 20020153599Abstract: A multi-chip package with a LOC lead frame is disclosed. Such a LOC lead frame has a plurality of leads, with each lead from inside to outside being divided into a first inner portion, a supporting portion, a second inner portion and an outer connecting portion. By bending the leads, the first inner portion, the supporting portion, and the second inner portion are formed on different planes. The first inner portion is sticking to the bottom chip and enables the electrical connection to the bottom chip. The supporting portion is sticking to the upper chip, while the second inner portion enables the bonding wires electrically connect the upper chip. This design can pack the upper and the bottom chips with a LOC lead frame without turnover action during wire-bonding.Type: ApplicationFiled: April 19, 2001Publication date: October 24, 2002Applicant: Walton Advanced Electronics LTDInventors: Cecil Chang, Jansen Chiu