Patents Assigned to Wave Semiconductor
-
Publication number: 20180370850Abstract: A method for simultaneously tempering and coating glass, including heating a glass substrate, depositing a textured buffer layer on the glass substrate, depositing a material on the buffer layer, depositing O2, and rapidly cooling the glass substrate by introducing a gas. This includes coating the glass substrate with crystalline sapphire or a low E film, for example.Type: ApplicationFiled: July 27, 2018Publication date: December 27, 2018Applicants: Solar-Tectic, LLC, Blue Wave Semiconductors, Inc.Inventors: Ashok Chaudhari, Ratnakar D. Vispute
-
Patent number: 9719165Abstract: A method is provided for manufacturing ceramic glass, including sapphire glass, for use in display covers in smartphones, computers, and watches, as well as for use as substrates on which semiconductor films can be deposited for a wide range of electronic applications, including solar cells, LEDs, and FETs.Type: GrantFiled: March 19, 2015Date of Patent: August 1, 2017Assignees: Blue Wave Semiconductors, Inc., Solar-Tectic LLCInventors: Ratnakar D. Vispute, Ashok Chaudhari
-
Publication number: 20170197887Abstract: A method for annealing thin-films of ceramics such as Al2O3 on glass by laser such that the underlying glass substrate is unaffected by the laser heating. This is accomplished by applying a thin MgO buffer layer to the glass, depositing an amorphous ceramic layer on the textured transparent buffer layer, and annealing the ceramic layer with a heated line source. The ceramic layer crystallizing forming a ceramic coated substrate. The buffer layer is also textured which serves to induce texture in the Al2O3 film deposited on the buffer layer. The induced texture on the Al2O3 provides advantageous properties. The ceramic glass can be used for a variety of applications such as covers to solar panels, CICs used in satellites, displays, automobile windows, and substrates for LEDs.Type: ApplicationFiled: March 27, 2017Publication date: July 13, 2017Applicants: Blue Wave Semiconductors, Inc., Solar-Tectic, LLCInventors: Ratnakar D. Vispute, Ashok Chaudhari
-
Publication number: 20170198386Abstract: A method for making ceramic glass that is textured, hard, transparent and conducting, for use in various electronic devices and displays, such as LEDs, solar cells, the covers of solar panels, CICs used in satellites, smartphones, and computer displays. The ceramic glass can also be used for window shields in automobiles, and in any other industries where anti-scratch glass is beneficial. The ceramic glass is composed of ultra-thin layers which reduces the cost of manufacturing, and provides advantageous properties such as smoothness for stringent electronic device fabrication requirements.Type: ApplicationFiled: March 27, 2017Publication date: July 13, 2017Applicants: Blue Wave Semiconductors, Inc., Solar-Tectic, LLCInventors: Ratnakar D. Vispute, Ashok Chaudhari
-
Patent number: 9257984Abstract: Multiple threshold voltage circuitry based on silicon-on-insulator (SOI) technology is disclosed which utilizes N-wells and/or P-wells underneath the insulator in SOI FETs. The well under a FET is biased to influence the threshold voltage of the FET. A PFET and an NFET share a common buried P-well or N-well. Various types of logic can be fabricated in silicon-on-insulator (SOI) technology using multiple threshold voltage FETs. Embodiments provide circuits including the advantageous properties of both low-leakage transistors and high-speed transistors.Type: GrantFiled: September 16, 2014Date of Patent: February 9, 2016Assignee: Wave Semiconductor, Inc.Inventors: Gajendra Prasad Singh, Roger Carpenter
-
Patent number: 9203406Abstract: An implementation method for a fast Null Convention Logic (NCL) data path includes a pipeline that is assembled from gates of various types of NCL. Self-ready flash NCL gates include a one-shot circuit to reset the gates to a null state and prepare the gates for the next wave of asserted data. In one embodiment, the one-shot circuit creates a flash pulse inside a gate in response to a change of a flash input line and ends the flash pulse in response to the gate output being reset to a null state. Conventional logic can be included in the data path as well.Type: GrantFiled: May 14, 2013Date of Patent: December 1, 2015Assignee: Wave Semiconductor, Inc.Inventor: Gajendra Prasad Singh
-
Patent number: 9024655Abstract: Multi-threshold flash Null Convention Logic (NCL) includes one or more high threshold voltage transistors within a flash NCL gate to reduce power consumption due to current leakage by transistors of the NCL gate. High-threshold voltage transistors may be added and/or may be used in place of one or more lower voltage threshold transistors of the NCL gate. A high-Vt device is included in the pull-up path to reduce power when the flash NCL logic gate is in the null state.Type: GrantFiled: February 21, 2013Date of Patent: May 5, 2015Assignee: Wave Semiconductor, Inc.Inventor: Gajendra Prasad Singh
-
Patent number: 8981812Abstract: A self-ready flash null Convention Logic (NCL) gate includes a one-shot circuit to create the flash timing to reset the gate to a null state. The one-shot circuit may be any type of circuit to generate a pulse in response to a change of state of an input line. In one embodiment, the one-shot circuit may start the pulse in response to a change of a flash input line and end the pulse in response to the NCL output being reset to a null state.Type: GrantFiled: March 14, 2013Date of Patent: March 17, 2015Assignee: Wave Semiconductor, Inc.Inventors: Gajendra Prasad Singh, Richard Shaw Terrill
-
Patent number: 8952727Abstract: Systems and methods for clock generation and distribution are disclosed. Embodiments include arrangements of synchronization signals implemented using a mesh circuit. The mesh circuit is comprised of a plurality of null convention logic (NCL) gates organized into rings. Each ring shares at least one NCL gate with an adjacent ring. The rings are configured in such a way that each ring in the mesh operates synchronously with the other rings in the mesh.Type: GrantFiled: August 19, 2013Date of Patent: February 10, 2015Assignee: Wave Semiconductor, Inc.Inventors: Scott E Johnston, Karl Michael Fant
-
Publication number: 20140245947Abstract: Highly textured [111] oriented films such as MgO crystalline films are deposited by e-beam evaporation on ordinary soda-lime glass. Semiconductor films such as silicon can be deposited on these MgO films using eutectics at temperatures below the softening point of ordinary glass and having extremely high textured and strong [111] orientation. The invention may be used for efficient and cost effective solar cells, displays, etc.Type: ApplicationFiled: April 18, 2014Publication date: September 4, 2014Applicants: SOLAR-TECTIC, LLC, BLUE WAVE SEMICONDUCTORS, INC.Inventors: Ratnakar D. Vispute, Andrew Seiser
-
Publication number: 20140195779Abstract: A processing device is provided. A cluster includes a plurality of groups of processing elements. A multi-word device is connected to the processing elements within the groups. Each processing element in a particular group is in communication with all other processing elements within the particular group, and only one of the processing elements within other groups in the cluster. Each processing element is limited to operations in which input bits can be processed and an output obtained without reference to other bits. The multi-word device is configured to cooperate with at least two other processing elements to perform processing that requires reference to other bits to obtain a result.Type: ApplicationFiled: January 7, 2014Publication date: July 10, 2014Applicant: Wave SemiconductorInventors: Christopher John Nicol, Samit Chaudhuri, Radoslav Danilak
-
Publication number: 20140181164Abstract: An apparatus for mathematical manipulation is described allowing the selective combination of shifters to shift binary numbers of various widths. Selective combination allows on-the-fly adjustment of shifters from independent to coordinated shifting operations. Selective combination allows adjustable hardware-based shifting while saving space and resources. Multiple eight-bit shifters can be configured for a variety of operand widths, such as a 32-bit width, a 24-bit width, a 16-bit width, or an eight-bit width. Multiplexers route the appropriate input data to the appropriate shifters. Opcodes configure the shifters for the desired type of shift and a shifted result is generated.Type: ApplicationFiled: December 20, 2013Publication date: June 26, 2014Applicant: Wave Semiconductor, Inc.Inventor: Samit Chaudhuri
-
Publication number: 20140164457Abstract: An extensible iterative multiplier design is provided. Embodiments provide cascaded 8-bit multipliers for simplifying the performance of multi-byte multiplications. Booth encoding is performed in the lowest order multiplier, with the result of the Booth encoding then provided to higher order multipliers. Additionally, multiply-add operations can be performed by initializing a partial product sum register. Configurable connections between the multipliers facilitate a variety of possible multiplication options, including the possibility of varying the width of the operands.Type: ApplicationFiled: December 7, 2013Publication date: June 12, 2014Applicant: Wave Semiconductor, Inc.Inventors: Samit Chaudhuri, Radoslav Danilak
-
Publication number: 20140049288Abstract: Systems and methods for clock generation and distribution are disclosed. Embodiments include arrangements of synchronization signals implemented using a mesh circuit. The mesh circuit is comprised of a plurality of null convention logic (NCL) gates organized into rings. Each ring shares at least one NCL gate with an adjacent ring. The rings are configured in such a way that each ring in the mesh operates synchronously with the other rings in the mesh.Type: ApplicationFiled: August 19, 2013Publication date: February 20, 2014Applicant: Wave Semiconductor, Inc.Inventors: Scott E Johnston, Karl Michael Fant
-
Publication number: 20130249594Abstract: An implementation method for a fast Null Convention Logic (NCL) data path includes a pipeline that is assembled from gates of various types of NCL. Self-ready flash NCL gates include a one-shot circuit to reset the gates to a null state and prepare the gates for the next wave of asserted data. In one embodiment, the one-shot circuit creates a flash pulse inside a gate in response to a change of a flash input line and ends the flash pulse in response to the gate output being reset to a null state. Conventional logic can be included in the data path as well.Type: ApplicationFiled: May 14, 2013Publication date: September 26, 2013Applicant: Wave Semiconductor, Inc.Inventor: Gajendra Prasad Singh
-
Publication number: 20130214813Abstract: Multi-threshold flash Null Convention Logic (NCL) includes one or more high threshold voltage transistors within a flash NCL gate to reduce power consumption due to current leakage by transistors of the NCL gate. High-threshold voltage transistors may be added and/or may be used in place of one or more lower voltage threshold transistors of the NCL gate. A high-Vt device is included in the pull-up path to reduce power when the flash NCL logic gate is in the null state.Type: ApplicationFiled: February 21, 2013Publication date: August 22, 2013Applicant: WAVE SEMICONDUCTOR, INC.Inventor: Wave Semiconductor, Inc.
-
Publication number: 20130214814Abstract: A self-ready flash null Convention Logic (NCL) gate includes a one-shot circuit to create the flash timing to reset the gate to a null state. The one-shot circuit may be any type of circuit to generate a pulse in response to a change of state of an input line. In one embodiment, the one-shot circuit may start the pulse in response to a change of a flash input line and end the pulse in response to the NCL output being reset to a null state.Type: ApplicationFiled: March 14, 2013Publication date: August 22, 2013Applicant: WAVE SEMICONDUCTOR, INC.Inventor: WAVE SEMICONDUCTOR, INC.
-
Patent number: 8365137Abstract: Invocation language is described that is suitable for controlling a machine to perform a process having concurrent parts. Each concurrent part has an association relationship, a completeness relation, and an invocation expression.Type: GrantFiled: August 29, 2007Date of Patent: January 29, 2013Assignee: Wave Semiconductor, Inc.Inventor: Karl Fant
-
Patent number: 8078839Abstract: An electronic processing element is disclosed for use in a system having a plurality of processing elements. The electronic processing element includes an input instruction memory, an operation unit, and an output instruction memory. The input instruction memory is configured to store and retrieve a plurality of operation codes and, for each operation code, an associated output instruction memory address. The operation unit is configured to generate an output datum defined by at least a selected operation code and an associated input datum. The output instruction memory is configured to receive the output instruction memory address and to retrieve an address for an input instruction memory of a second processing element. Upon selection of an input instruction memory address and presentation of an associated input datum, the processing element generates an output datum in association with a corresponding input instruction memory address of the second processing element.Type: GrantFiled: December 12, 2008Date of Patent: December 13, 2011Assignee: Wave SemiconductorInventor: Karl Fant
-
Patent number: 8020145Abstract: A programming language for representing processes as strings of symbols has a syntax delimiting places in a symbol string. A convention associates delimited places in symbol strings. An invocation construct instantiated as an invocation string. A definition construct instantiated as a definition. Completeness of input of the invocation destination list is sufficient for resolving the process defined by a definition string.Type: GrantFiled: August 16, 2006Date of Patent: September 13, 2011Assignee: Wave SemiconductorInventor: Karl M. Fant