Abstract: A phase locked loop has an integral control path, in which digital representations of phase error are added over successive time intervals, and a charge pump circuit is configured to charge or discharge an integrating capacitor according to successive resultant sum values, with a voltage on the integrating capacitor used to control an output frequency of a controlled oscillator in the phase locked loop.