Patents Assigned to YADAV TECHNOLOGY
-
Publication number: 20100259976Abstract: A spin-torque transfer memory random access memory (STTMRAM) cell is disclosed comprising a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.Type: ApplicationFiled: April 7, 2010Publication date: October 14, 2010Applicant: YADAV TECHNOLOGY INC.Inventor: Ebrahim ABEDIFARD
-
Publication number: 20100096716Abstract: A spin-torque transfer memory random access memory (STTMRAM) element includes a fixed layer formed on top of a substrate and a a tunnel layer formed upon the fixed layer and a composite free layer formed upon the tunnel barrier layer and made of an iron platinum alloy with at least one of X or Y material, X being from a group consisting of: boron (B), phosphorous (P), carbon (C), and nitride (N) and Y being from a group consisting of: tantalum (Ta), titanium (Ti), niobium (Nb), zirconium (Zr), tungsten (W), silicon (Si), copper (Cu), silver (Ag), aluminum (Al), chromium (Cr), tin (Sn), lead (Pb), antimony (Sb), hafnium (Hf) and bismuth (Bi), molybdenum (Mo) or rhodium (Ru), the magnetization direction of each of the composite free layer and fixed layer being substantially perpendicular to the plane of the substrate.Type: ApplicationFiled: December 17, 2009Publication date: April 22, 2010Applicant: YADAV TECHNOLOGY INC.Inventors: Rajiv Yadav RANJAN, Roger Klas MALMHALL
-
Publication number: 20090218645Abstract: A multi-state spin-torque transfer magnetic random access memory (STTMRAM) is formed on a film and includes a first magnetic tunneling junctions (MTJ) having a first fixed layer, a first sub-magnetic tunnel junction (sub-MTJ) layer and a first free layer. The first fixed layer and first free layer each have a first magnetic anisotropy. The STTMRAM further includes a non-magnetic spacing layer formed on top of the first MTJ layer and a second MTJ formed on top of the non-magnetic spacing layer. The second MTJ has a second fixed layer, a second sub-MTJ layer and a second free layer. The second fixed and second free layers each have a second magnetic anisotropy, wherein at least one of the first or second magnetic anisotropy is perpendicular to the plane of the film.Type: ApplicationFiled: March 3, 2009Publication date: September 3, 2009Applicant: Yadav Technology Inc.Inventors: Rajiv Yadav RANJAN, Parviz KESHTBOD
-
Publication number: 20090154229Abstract: A sensing circuit includes a sense amplifier circuit having a first and second nodes through which a magnetic memory element is sensed. A first current source is coupled to the first node a second current source is coupled to the second node. A reference magnetic memory element has a resistance associated therewith and is coupled to the first node, the reference magnetic memory element receives current from the first current source. At least one memory element, having a resistance associated therewith, is coupled to the second node and receives current from the second current source. Current from the first current source and current from the second current source are substantially the same. The logic state of the at least one memory element is sensed by a comparison of the resistance of the at least one memory element to the resistance of the reference magnetic memory element.Type: ApplicationFiled: May 22, 2008Publication date: June 18, 2009Applicant: YADAV TECHNOLOGY INC.Inventor: Parviz KESHTBOD
-
Publication number: 20090109739Abstract: A multi-state low-current-switching magnetic memory element (magnetic memory element) comprising a free layer, two stacks, and a magnetic tunneling junction is disclosed. The stacks and magnetic tunneling junction are disposed upon surfaces of the free layer, with the magnetic tunneling junction located between the stacks. The stacks pin magnetic domains within the free layer, creating a free layer domain wall. A current passed from stack to stack pushes the domain wall, repositioning the domain wall within the free layer. The position of the domain wall relative to the magnetic tunnel junction corresponds to a unique resistance value, and passing current from a stack to the magnetic tunnel junction reads the magnetic memory element's resistance. Thus, unique memory states may be achieved by moving the domain wall.Type: ApplicationFiled: October 21, 2008Publication date: April 30, 2009Applicant: YADAV TECHNOLOGY, INC.Inventors: Rajiv Yadav RANJAN, Roger Klaus Malmhall, Parviz Keshtbod
-
Publication number: 20090046501Abstract: A flash-RAM memory includes non-volatile random access memory (RAM) formed on a monolithic die and non-volatile page-mode memory formed on top of the non-volatile RAM, the non-volatile page-mode memory and the non-volatile RAM reside on the monolithic die.Type: ApplicationFiled: July 30, 2008Publication date: February 19, 2009Applicant: YADAV TECHNOLOGY, INC.Inventors: Rajiv Yadav RANJAN, Parviz KESHTBOD, Mahmud ASSAR
-
Publication number: 20080293165Abstract: In accordance with a method of the present invention, a method of manufacturing a magnetic random access memory (MRAM) cell and a corresponding structure thereof are disclosed to include a multi-stage manufacturing process. The multi-stage manufacturing process includes performing a front end on-line (FEOL) stage to manufacture logic and non-magnetic portions of the memory cell by forming an intermediate interlayer dielectric (ILD) layer, forming intermediate metal pillars embedded in the intermediate ILD layer, depositing a conductive metal cap on top of the intermediate ILD layer and the metal pillars, performing magnetic fabrication stage to make a magnetic material portion of the memory cell being manufactured, and performing back end on-line (BEOL) stage to make metal and contacts of the memory cell being manufactured.Type: ApplicationFiled: February 29, 2008Publication date: November 27, 2008Applicant: YADAV TECHNOLOGY, INC.Inventors: Rajiv Yadav RANJAN, Parviz KESHTBOD, Roger Klas MALMHALL
-
Publication number: 20080246104Abstract: One embodiment of the present invention includes multi-state current-switching magnetic memory element including a stack of two or more magnetic tunneling junctions (MTJs), each MTJ having a free layer and being separated from other MTJs in the stack by a seeding layer formed upon an isolation layer, the stack for storing more than one bit of information, wherein different levels of current applied to the memory element causes switching to different states.Type: ApplicationFiled: October 3, 2007Publication date: October 9, 2008Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav Ranjan, Parviz Keshtbod, Roger Klas Malmhall
-
Publication number: 20080225585Abstract: An embodiment of the present invention includes a multi-state current-switching magnetic memory element having a magnetic tunneling junction (MTJ), for storing more than one bit of information. The MTJ includes a fixed layer, a barrier layer, and a non-uniform free layer. In one embodiment, having 2 bits per cell, when one of four different levels of current is applied to the memory element, the applied current causes the non-uniform free layer of the MTJ to switch to one of four different magnetic states. The broad switching current distribution of the MTJ is a result of the broad grain size distribution of the non-uniform free layer.Type: ApplicationFiled: September 24, 2007Publication date: September 18, 2008Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav Ranjan, Parviz Keshtbod, Roger Klas Malmhall
-
Publication number: 20080191251Abstract: One embodiment of the present invention includes a an embodiment of the present invention includes a non-volatile current-switching magnetic memory element including a bottom electrode; a pinning layer formed on top of the bottom electrode; a fixed layer formed on top of the pinning layer; a tunnel layer formed on top of the pinning layer; a first free layer formed on top of the tunnel layer; a granular film layer formed on top of the free layer; a second free layer formed on top of the granular film layer; a cap layer formed on top of the second layer; and a top electrode formed on top of the cap layer.Type: ApplicationFiled: April 24, 2007Publication date: August 14, 2008Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav Ranjan, Parviz Keshtbod
-
Publication number: 20080191295Abstract: One embodiment of the present invention includes a non-volatile magnetic memory element including layers any of which are graded.Type: ApplicationFiled: July 12, 2007Publication date: August 14, 2008Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav Ranjan, Parviz Keshtbod, Roger Klas Malmhall
-
Publication number: 20080180991Abstract: One embodiment of the present invention includes a memory element having a composite free layer including a first free sub-layer formed on top of the bottom electrode, a nano-current-channel (NCC) layer formed on top of the first free sub-layer, and a second free sub-layer formed on top of the NCC layer, wherein when switching current is applied to the memory element, in a direction that is substantially perpendicular to the layers of the memory element, local magnetic moments of the NCC layer switch the state of the memory element.Type: ApplicationFiled: October 31, 2007Publication date: July 31, 2008Applicant: YADAV TECHNOLOGYInventor: Jianping Wang
-
Publication number: 20080164548Abstract: One embodiment of the present invention includes a non-volatile magnetic memory element including a fixed layer, a barrier layer formed on top of the fixed layer, and a free layer formed on top of the barrier layer, wherein the electrical resistivity of the barrier layer is reduced by placing said barrier layer under compressive stress. Compressive stress is induced by either using a compressive stress inducing layer, or by using inert gases at low pressure during the sputtering process as the barrier layer is deposited, or by introducing compressive stress inducing molecules into the molecular lattice of the barrier layer.Type: ApplicationFiled: February 29, 2008Publication date: July 10, 2008Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav RANJAN, Parviz KESHTBOD, Roger Klas MALMHALL
-
Publication number: 20070253245Abstract: One embodiment of the present invention includes a diode-addressable current-induced magnetization switching (CIMS) memory element including a magnetic tunnel junction (MTJ) and a diode formed on top of the MTJ for addressing the MTJ.Type: ApplicationFiled: April 26, 2007Publication date: November 1, 2007Applicant: YADAV TECHNOLOGYInventors: Rajiv Yadav Ranjan, Parviz Keshtbod