Abstract: Methods and systems for video encoding, using a variance measure to directly effect efficiencies and optimizations at various stages of video encoding to improve compute cycle, power, heat and bandwidth efficiency and decoded picture quality and decrease the bit length of encoded frames. Download rate and decoding efficiency are also improved as a result of the improvements realized at the encoder.
Abstract: Methods and systems for video encoding, using a variance measure to directly effect efficiencies and optimizations at various stages of video encoding to improve compute cycle, power, heat and bandwidth efficiency and decoded picture quality and decrease the bit length of encoded frames. Download rate and decoding efficiency are also improved as a result of the improvements realized at the encoder.
Abstract: A 3D graphics architecture in which a buffer is placed between the sequencer and the processing element (PE) array. The sequencer and PE array are not designed to run in lock step: instead the sequencer and PE array are decoupled to allow the PEs to run at 100% efficiency even when the sequencer is switching between threads and performing other flow control operations. Thus, the rate of instruction processing in the PE array is not coupled to the rate of instruction processing in the sequencer.
© 2025 Justia
