Patents Examined by A. Decady
-
Patent number: 11947419Abstract: An operation method of a storage device includes: receiving a write request including an object identifier and data from an external device; performing a hash operation on the data to generate a hash value; determining whether an entry associated with the hash value is empty in a table; storing the data in an area of the storage device corresponding to a physical address and updating the entry to include the physical address and a reference count, when it is determined that the entry is empty; and increasing the reference count included in the entry without performing a store operation associated with the data, when it is determined that the entry is not empty, and an error message is returned to the external device when the entry associated with the hash value is not present in the table.Type: GrantFiled: November 29, 2021Date of Patent: April 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jooyoung Hwang
-
Patent number: 11933846Abstract: A memory tester of the present embodiment includes a first memory, a second memory, an arithmetic circuit, and a determination circuit. The first memory is configured to store scan input data and expected value data, the scan input data including a don't care bit, the expected value data being obtained by converting the don't care bit into a first predetermined value. The second memory is configured to store scan output data and mask data obtained by converting a value of the scan input data other than the don't care bit into a second predetermined value. The arithmetic circuit is configured to perform an exclusive or operation between the expected value data and the scan output data. The determination circuit is configured to determine whether the don't care bit of an arithmetic result from the arithmetic circuit is passed or failed by using the mask data.Type: GrantFiled: September 9, 2022Date of Patent: March 19, 2024Assignee: Kioxia CoporationInventor: Kenji Yasui
-
Patent number: 11928025Abstract: Systems, apparatuses, and methods related to memory device protection are described. A quantity of errors within a memory device can be determined and the determined quantity can be used to further determine whether to utilize single or multiple memory devices for an error correction and/or detection operation. Multiple memory devices need not be utilized for the error correction and/or detection operation unless a quantity of errors within the memory device exceeds a threshold quantity.Type: GrantFiled: August 8, 2022Date of Patent: March 12, 2024Assignee: Micron Technology, Inc.Inventors: Tony M. Brewer, Brent Keeth
-
Patent number: 11916667Abstract: Examples of check codes, methods of creating check codes, and communication systems utilizing check codes, such as low-density parity-check codes (LDPC codes) are described herein. In some examples, check codes described herein utilize a larger number of check operations than check bits.Type: GrantFiled: May 5, 2021Date of Patent: February 27, 2024Assignee: Tarana Wireless, Inc.Inventor: Kelly Davidson Hawkes
-
Patent number: 11907044Abstract: A memory device comprises a plurality of memory cells and a plurality of evaluation elements, wherein each evaluation element of the plurality of evaluation elements is connectable with a memory cell of the memory device. The memory device further comprises an interconnection unit configured for connecting the plurality of memory cells to a first assignment of evaluation elements in a first state and for connecting the same plurality of memory cells to a second assignment of the evaluation elements in a second state. The memory device comprises an evaluation unit configured for controlling the interconnection unit to transition from the first state to the second state. The evaluation unit is configured for evaluating the plurality of memory cells in the first state to obtain a first evaluation result, and for evaluating the plurality of memory cells in the second state to obtain a second evaluation result.Type: GrantFiled: September 13, 2021Date of Patent: February 20, 2024Assignee: Infineon Technologies AGInventors: Jan Otterstedt, Wolf Allers
-
Patent number: 11907066Abstract: A parity generation operation based on a set of multiple planes of host data is executed to generate a set of multi-page parity data. The set of multi-page parity data is stored in a cache memory of a memory device. A data recovery operation is performed based on the set of multi-page parity data.Type: GrantFiled: May 2, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Xiangang Luo, Jianmin Huang, Lakshmi Kalpana Vakati, Harish R. Singidi
-
Patent number: 11892916Abstract: A solid state drive having a drive aggregator and a plurality of component solid state drive, including a first component solid state drive and a second component solid state drive. The drive aggregator has at least one host interface, and a plurality of drive interfaces connected to the plurality of component solid state drives. The drive aggregator is configured to generate, in the second solid state drive, a copy of a dataset that is stored in the first component solid state drive. In response to a failure of the first component solid state drive, the drive aggregator is configured to substitute a function of the first component solid state drive with respect to the dataset with a corresponding function of the second component solid state drive, based on the copy of the dataset generated in the second component solid state drive.Type: GrantFiled: November 28, 2022Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventors: Poorna Kale, Christopher Joseph Bueb
-
Patent number: 11894085Abstract: Implementations described herein relate to memory section selection for a memory built-in self-test. A memory device may read a first set of bits stored in a test control mode register. The memory device may identify a test mode, for performing a memory built-in self-test, based on the first set of bits. The memory device may read a second set of bits stored in a section identifier mode register. The memory device may identify one or more memory sections of the memory device, for which the memory built-in self-test is to be performed, based on the second set of bits. The one or more memory sections may be a subset of a plurality of memory sections into which the memory device is divided. The memory device may perform the memory built-in self-test for the one or more memory sections of the memory device based on the test mode.Type: GrantFiled: June 16, 2022Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventor: Scott E. Schaefer
-
Patent number: 11892927Abstract: A method for error handling of an interconnection protocol, a controller, and a storage device are provided. The method includes receiving a frame error position indication signal to indicate whether an error occurs in a frame in each clock cycle and a symbol position corresponding to the error, and receiving a frame correction position indication signal to indicate whether the frame in each clock cycle is correct and a symbol position corresponding to the frame that is correct; according to the frame error position indication signal and the frame correction position indication signal, determining that a frame error occurs in a first clock cycle, and after requesting for NAC frame transmission, sending a request for disabling the NAC frame transmission; and after the first clock cycle, comparing the frame error position indication signal and the frame correction position indication signal.Type: GrantFiled: December 27, 2021Date of Patent: February 6, 2024Assignee: SK hynix Inc.Inventor: Fu Hsiung Lin
-
Patent number: 11886288Abstract: A method for storing data in a storage system having solid-state memory is provided. The method includes determining portions of the solid-state memory that have a faster access rate and portions of the solid-state memory that have a slower access rate, relative to each other or to a threshold. The method includes writing data bits of erasure coded data to the portions of the solid-state memory having the faster access rate, and writing one or more parity bits of the erasure coded data to the portions of the solid-state memory having the slower access rate. A storage system is also provided.Type: GrantFiled: October 30, 2020Date of Patent: January 30, 2024Assignee: PURE STORAGE, INC.Inventors: Brian Gold, Robert Lee, John Hayes
-
Patent number: 11886286Abstract: Generating data checksum for a data object including multiple data units comprises, for each data unit, obtaining a corresponding address of the data unit, and rotating the data unit based on said corresponding address of the data unit to generate a rotated data unit. A checksum value for the data object is determined based on said rotated data units.Type: GrantFiled: September 21, 2021Date of Patent: January 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jonathan M. Haswell
-
Patent number: 11886999Abstract: Apparatuses and methods can be related to implementing age-based network training. An artificial neural network (ANN) can be trained by introducing errors into the ANN. The errors and the quantity of errors introduced into the ANN can be based on age-based characteristics of the memory device.Type: GrantFiled: January 17, 2023Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Saideep Tiku, Poorna Kale
-
Patent number: 11880273Abstract: The present disclosure relates to a method for installing a program code packet onto a device. A processor device of the device receives the program code packet via a first data connection from a device-external data source and forms a checksum value in response to the received program code packet. A controller which differs from the processor device is operated in the device. The controller receives a reference checksum value from a specified device-external update server device via a second data connection, which differs from the first data connection, and the checksum value formed by the processor device from same, and a specified installation procedure for installing the program code packet on the processor device is initiated by the controller in the processor device only in the event that the checksum value and the reference checksum value are identical.Type: GrantFiled: August 19, 2019Date of Patent: January 23, 2024Assignee: AUDI AGInventor: Jürgen Meyer
-
Patent number: 11874734Abstract: A method for operating a memory includes: performing an error check operation on first memory cells; performing an error check operation on second memory cells; detecting an error which is equal to or greater than a threshold value in a region including the first memory cells and the second memory cells; classifying the region as a bad region in response to the detection of an error which is equal to or greater than the threshold value; and performing an error check operation on the first memory cells and the second memory cells again in response to the classification of the bad region.Type: GrantFiled: June 23, 2022Date of Patent: January 16, 2024Assignee: SK hynix Inc.Inventors: Dae Suk Kim, Eung Bo Shim
-
Patent number: 11870458Abstract: Embodiments herein relate to a method performed by a network node for handling a received signal in a communication network. The network node distributes a first number of inputs of a demodulated signal to a first processing core of at least two processing cores and a second number of inputs of the demodulated signal to a second processing core of the at least two processing cores. The network node further decodes the first number of inputs of the demodulated signal by a first message passing within the first processing core, and decodes the second number of inputs of the demodulated signal by a second message passing within the second processing core. The network node further decodes the demodulated signal by performing a third message passing between the different processing cores over a bus that is performed according to a set schedule.Type: GrantFiled: April 7, 2020Date of Patent: January 9, 2024Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)Inventors: Hugo Tullberg, Guido Carlo Ferrante
-
Patent number: 11870459Abstract: Described is a decoder suitable for use with any communication or storage system. The described decoder has a modular decoder hardware architecture capable of implementing a noise guessing process and due to its dependency only on noise, the decoder design is independent of any encoder, thus making it a universal decoder. Hence, the decoder architecture described herein is agnostic to any coding scheme.Type: GrantFiled: April 8, 2021Date of Patent: January 9, 2024Assignees: Massachusetts Institute of Technology, National University of Ireland Maynooth, Trustees of Boston UniversityInventors: Amit Solomon, Muriel Medard, Kenneth R. Duffy, Rabia Tugce Yazicigil Kirby, Vaibhav Bansal, Wei An
-
Patent number: 11869618Abstract: A sequencer component residing in a first package receives data from a controller residing in a second package that is different than the first package including the sequencer component. The sequencer component performs an error correction operation on the data received from the controller. The error correction operation encodes the data with additional data to generate a code word. The sequencer component stores the code word at a memory device.Type: GrantFiled: April 16, 2021Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Samir Mittal, Ying Yu Tai, Cheng Yuan Wu, Jiangli Zhu
-
Patent number: 11870460Abstract: A communication method for converging a 5th-Generation (5G) communication system for supporting higher data rates beyond a 4th-Generation (4G) system with a technology for Internet of Things (IoT). The present disclosure may be applied to intelligent services based on the 5G communication technology and the IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. The method includes identifying a length of information bits to be encoded; identifying a length of transmission bits; determining a size of a code for a polar encoding based on the length of the transmission bits, a maximum size of the code, and a minimum size of the code; identifying a codeword by the polar encoding of the information bits based on the determined size of the code; and obtaining the transmission bits based on the length of the transmission bits.Type: GrantFiled: March 1, 2021Date of Patent: January 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Min Jang, Seho Myung, Hongsil Jeong, Kyungjoong Kim, Jaeyoel Kim, Seokki Ahn
-
Patent number: 11870464Abstract: A method of producing a set of coded bits from a set of information bits for transmission between a first node and a second node in a wireless communications system, the method comprises generating a codeword vector by encoding the set of information bits with a low-density parity-check code, wherein the codeword vector is composed of systematic bits and parity bits. The method comprises performing circular buffer-based rate matching on the generated codeword vector to produce the coded bits for transmission, wherein the circular buffer-based rate matching comprises puncturing a first plurality of systematic bits.Type: GrantFiled: January 30, 2023Date of Patent: January 9, 2024Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)Inventors: Mattias Andersson, Yufei Blankenship, Sara Sandberg
-
Patent number: 11868209Abstract: The system or device may build one or more data packets by dividing a given payload for a packet into data blocks and inserting data checks for each data block sequentially into the packet payload. The device may generate, for each of the data blocks, a corresponding data check block corresponding to data in each data block. The device may send or arrange the data blocks and the corresponding data check blocks such that each of the data blocks is followed by the corresponding error check block in the packet. Using the corresponding check block, each of the data blocks is independently verifiable, so that the data blocks may be used upon receipt, even if the payload is not completely received.Type: GrantFiled: October 13, 2022Date of Patent: January 9, 2024Assignee: Ampere Computing LLCInventors: Matthew Robert Erler, Robert James Safranek, Robert Joseph Toepfer, Sandeep Brahmadathan, Shailendra Ramrao Chavan, Jonglih Yu