Abstract: A chip includes a phase-locked loop (PLL) and a test controller. The PLL includes an oscillator and a phase detector. In a normal mode, a first feedback loop includes a phase detector and an oscillator that generates an output based on a frequency input signal. In a test mode, the PLL is re-configured. The output of the loop filter can be decoupled from the input of the oscillator in the test mode and instead be coupled to the input of the phase detector. The oscillator can receive a test tuning signal provided by the test controller. In this test mode configuration, the PLL can measure the frequency of the oscillator.
Type:
Grant
Filed:
October 3, 2016
Date of Patent:
May 21, 2019
Assignee:
Analog Devices Global
Inventors:
Vamshi Krishna Chillara, Pablo Cruz Dato, Declan M. Dalton