Abstract: One aspect of the invention relates to a method of manufacturing a semiconductor device in which an alignment mark is formed by a plurality of adjacent filled trenches. A processing tool detects the trenches as though they were a single filled trench of larger dimension. When the trenches are metal filled, the metal is more easily protected from oxidation than when the metal is formed into a single large trench, an effect that is pronounced when the trenches are filled with tungsten. Another aspect of the invention relates to an alignment mark formed by a plurality of tungsten filled trenches. The alignment mark can be used to align the pattern for an FeRAM capacitor stack to underlying tungsten contacts.
Type:
Grant
Filed:
November 7, 2002
Date of Patent:
December 9, 2003
Assignee:
Texas Instruments Incorporated
Inventors:
Yung Shan Chang, Theodore S. Moise, IV, Scott R. Summerfelt
Abstract: A resistor which have a stable resistance value and a method for fabricating the same without increasing the area of a semiconductor integrated circuit. To prevent a dishing phenomenon, the resistor is formed on the dummy gate electrode structure which have been formed in a peripheral circuit region and/or it is formed between a pair of dummy bit line structures. Regardless of a process condition the width and height of the resistor can be determined in a certain range with use of the capping layer and spacers of the dummy gate electrode structure and/or the capping layer and/or spacers of the dummy bit line structure.