Abstract: An apparatus and method for determining a minimum clock delay provided to sense amplifiers of a memory array. The method first determines a response time of the overall memory circuit by varying the delay of an external clock until the output of the memory circuit is just valid. Then an externally provided sense amplifier clock is substituted for the internal sense amplifier clock and the instant of application of the externally provided sense amplifier clock is varied until the circuit output is just valid.