Abstract: There is provided a circuit which automatically selects one or the other of at least two contending processor circuits and selectively grants the selected processor circuit access to an exchange memory in a regulated and prioritized manner.