Patents Examined by Deloris Bryant
-
Patent number: 7141490Abstract: In a manufacturing process of a semiconductor device using a substrate having low heat resistance, such as a glass substrate, there is provided a method of efficiently carrying out crystallization of a semiconductor film and gettering treatment of a catalytic element used for the crystallization by a heating treatment in a short time without deforming the substrate. A heating treatment method of the present invention is characterized in that a light source is controlled in a pulsed manner to irradiate a semiconductor film, so that a heating treatment of the semiconductor film is efficiently carried out in a short time, and damage of the substrate due to heat is prevented.Type: GrantFiled: July 2, 2004Date of Patent: November 28, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Tamae Takano, Koji Dairiki
-
Patent number: 7135378Abstract: A semiconductor device of MCM type allowing high-density assembly and a process of fabricating the same is provided. There are provided semiconductor chips mounted on a supporting substrate and incrusted in an insulation film on the supporting substrate and wiring formed in the insulation film so as to connect to each semiconductor chip through connection holes provided in the insulation film. Then, an interlayer dielectric covers such wiring that is connected to an upper layer wiring, through connection holes provided in such interlayer dielectric. In addition, an upper layer insulation film covers the upper layer wiring, and an electrode, connected to such upper layer wiring through another connection hole, is provided on such upper layer insulation film.Type: GrantFiled: November 21, 2003Date of Patent: November 14, 2006Assignee: Sony CorporationInventors: Yuji Takaoka, Yukihiro Kamide, Teruo Hirayama, Masaki Hatano
-
Patent number: 7105906Abstract: The loss of photogenerated electrons to surface electron-hole recombination sites is minimized by utilizing a first p-type surface region to form a depletion region that functions as a first barrier that repels photogenerated electrons from the surface recombination sites, and a second p-type surface region that provides a substantial change in the dopant concentration.Type: GrantFiled: November 19, 2003Date of Patent: September 12, 2006Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Michael Mian, Robert Drury
-
Patent number: 7101762Abstract: A structure and method of manufacturing a double-gate integrated circuit which includes forming a laminated structure having a channel layer and first insulating layers on each side of the channel layer, forming openings in the laminated structure, forming drain and source regions in the openings, removing portions of the laminated structure to leave a first portion of the channel layer exposed, forming a first gate dielectric layer on the channel layer, forming a first gate electrode on the first gate dielectric layer, removing portions of the laminated structure to leave a second portion of the channel layer exposed, forming a second gate dielectric layer on the channel layer, forming a second gate electrode on the second gate dielectric layer, doping the drain and source regions, using self-aligned ion implantation, wherein the first gate electrode and the second gate electrode are formed independent of each other.Type: GrantFiled: February 3, 2005Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Guy M. Cohen, Hon-Sum P. Wong
-
Patent number: 7102203Abstract: A semiconductor device capable of inhibiting a threshold voltage from increase also when employing a gate electrode consisting of a metal is provided. This semiconductor device comprises a pair of source/drain regions lifted up in an elevated structure, a gate insulator film, formed on a channel region, consisting of a high dielectric constant insulator film having a dielectric constant larger than 3.9 and a gate electrode including a first metal layer coming into contact with the gate insulator film and having a work function controlled to have a Fermi level around the energy level of a band gap end of silicon constituting the source/drain regions.Type: GrantFiled: March 23, 2004Date of Patent: September 5, 2006Assignees: Sanyo Electric Co., Ltd., National Institute of Advanced Industrial Science and TechnologyInventors: Hideaki Fujiwara, Akira Toriumi
-
Patent number: 7074704Abstract: A bump of a semiconductor chip comprises a plurality of bond pads formed on a semiconductor chip, a conductive bump formed on the bond pads; and a sidewall insulating layer formed on sidewalls of the conductive bump. It is possible for the semiconductor chip to prevent electrical shorts and improve productivity even though a pitch of bond pad is decreased.Type: GrantFiled: June 2, 2004Date of Patent: July 11, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-hwan Kwon, Sa-yoon Kang
-
Patent number: 7033869Abstract: An SOI substrate comprises a layer of strained silicon sandwiched between a dielectric layer and a layer of strained silicon. The substrate may be used to form a strained silicon SOI MOSFET having a gate electrode that extends through the silicon germanium layer to a channel region formed in the strained silicon layer. The MOSFET may be formed in a fully depleted state by using a strained silicon layer of appropriate thickness.Type: GrantFiled: January 13, 2004Date of Patent: April 25, 2006Assignee: Advanced Micro DevicesInventors: Qi Xiang, Jung-Suk Goo, James N. Pan
-
Patent number: 7026717Abstract: A fill pattern for a semiconductor device. The device includes a plurality of first topographic structures comprising conductive lead lines deposited on a semiconductor substrate, and a plurality of second topographic structures comprising fill patterns such that the top surfaces of the second topographic structures are generally coplanar with the top surfaces of the plurality of first topographic structures. The plurality of first and second topographic structures are arranged in a generally repeating array on the substrate. A planarization layer is deposited on top of the substrate such that it fills the space between the plurality of first and second topographic structures, with its top surface generally coplanar with that of the top surfaces of the first and second topographic structures.Type: GrantFiled: July 26, 2004Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventors: Werner Juengling, Philip J. Ireland
-
Patent number: 7012023Abstract: The present invention is to improve yield and reliability in a wiring step of a semiconductor device. When an Al wiring on an upper layer is connected through an connection pillar onto an Al wiring on a lower layer embedded in a groove formed on an interlayer insulation film, a growth suppression film having an opening whose width is wider than that of the Al wiring is formed on the interlayer insulation film and the Al wiring. In this condition, Al and the like are grown by a selective CVD method and the like. Accordingly, the connection pillar is formed on the Al wiring within the opening, in a self-matching manner with respect to the Al wiring.Type: GrantFiled: February 3, 2005Date of Patent: March 14, 2006Assignee: Sony CorporationInventor: Junichi Aoyama