Patents Examined by Elias M. Ullah
-
Patent number: 9698250Abstract: A method for etching a dielectric layer located on the surface of a three-dimensional structure formed on a face of a substrate oriented along a plane of a substrate, which includes a step of implanting ions so as to directionally create a top layer in the dielectric layer. Such top layer is thus not formed everywhere. Then, the layer in question is removed, except on the predefined zones, such as flanks of a transistor gate. A selective etching of the dielectric layer is executed relative to the material of the residual part of the top layer and relative to the material of the face of the substrate.Type: GrantFiled: September 16, 2015Date of Patent: July 4, 2017Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Nicolas Posseme, Christian Arvet, Sebastien Barnola
-
Patent number: 9691718Abstract: A physical unclonable function (PUF) semiconductor device includes a semiconductor substrate extending along a first direction to define a length and a second direction opposite the first direction to define a thickness. At least one pair of semiconductor structures is formed on the semiconductor substrate. The semiconductor structures include a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes a first gate dielectric layer having a first shape that defines a first threshold voltage. The second semiconductor structure includes a second gate dielectric layer having a second dielectric shape that is reversely arranged with respect to the first shape and that defines a second threshold voltage different from the first threshold voltage.Type: GrantFiled: March 25, 2016Date of Patent: June 27, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wai-Kin Li, Chengwen Pei, Ping-Chuan Wang
-
Patent number: 9691730Abstract: A semiconductor device according to the present invention includes an insulating substrate having a circuit pattern, semiconductor elements bonded on the circuit pattern with a brazing material, and a wiring terminal bonded with a brazing material on an electrode provided on each of the semiconductor elements on an opposite side of the circuit pattern, in which a part of the wiring terminal is in contact with the insulating substrate, and insulated from the circuit pattern.Type: GrantFiled: June 29, 2015Date of Patent: June 27, 2017Assignee: Mitsubishi Electric CorporationInventors: Naoki Yoshimatsu, Yusuke Ishiyama, Taketoshi Shikano, Yuji Imoto, Junji Fujino, Shinsuke Asada
-
Patent number: 9691732Abstract: A semiconductor package includes: a die coupled to a substrate; a housing coupled to the substrate and at least partially enclosing the die within a cavity of the housing, and; a pin fixedly coupled to the housing and electrically coupled with the die. The pin includes a reversibly elastically deformable lower portion, which in implementations includes a spring, configured to compress to prevent a lower end of the pin from lowering beyond a predetermined point relative to the substrate when the housing is lowered to be coupled to the substrate. The pin is fixedly coupled in a top of the housing and is configured to be coupled with the substrate by lowering the housing towards the substrate. In implementations the pin includes two rigid portions coupled together only with a coil spring, the spring biasing the rigid portions away from one another when the housing is lowered towards the substrate.Type: GrantFiled: August 5, 2016Date of Patent: June 27, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng Lin, Chee Hiong Chew, Francis J. Carney
-
Patent number: 9685463Abstract: The present disclosure provides an array substrate, its manufacturing method, a display panel and a display device. A conductive metal pattern of the array substrate is covered with an oxygen barrier film.Type: GrantFiled: April 26, 2016Date of Patent: June 20, 2017Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Jianguo Wang, Seongyeol Yoo
-
Patent number: 9679995Abstract: The present invention is suitable to the field of electronic technology, and provides a method of manufacturing a thin film transistor and a pixel unit thereof, wherein when the thin film transistor is manufactured, the gate metal layer is used as a mask, and exposed from the back of the substrate to position the channel and the source and drain of the thin film transistor, so that the channel is self-aligned with the gate, and the source and drain are self-aligned with the gate and are symmetrical, and the thin film transistor thus manufactured has a small parasitic capacitance, and the circuit manufactured therewith is fast in operation, and less prone to occurring short circuit or open circuit.Type: GrantFiled: March 22, 2013Date of Patent: June 13, 2017Assignee: SHENZHEN ROYOLE TECHNOLOGIES CO., LTD.Inventors: Xiaojun Yu, Peng Wei, Zihong Liu
-
Patent number: 9668558Abstract: Disclosed is a stack of individually separable packages for a plurality of contact lenses, each individual lens being packaged between a first surface and a second surface, wherein the first surface is provided by a first one of the individually separable packages and the second surface is provided by a second one of the individually separable packages.Type: GrantFiled: September 28, 2015Date of Patent: June 6, 2017Assignee: CONTACT LENS PRECISION LABORATORIES LTD.Inventors: John Clamp, Richard Newell
-
Patent number: 9663353Abstract: In embodiments, a package assembly may include an application-specific integrated circuit (ASIC) and a microelectromechanical system (MEMS) having an active side and an inactive side. In embodiments, the MEMS may be coupled directly to the ASIC by way of one or more interconnects. The MEMS, ASIC, and one or more interconnects may define or form a cavity such that the active portion of the MEMS is within the cavity. In some embodiments, the package assembly may include a plurality of MEMS coupled directly to the ASIC by way of a plurality of one or more interconnects. Other embodiments may be described and/or claimed.Type: GrantFiled: June 28, 2013Date of Patent: May 30, 2017Assignee: INTEL IP CORPORATIONInventors: Gerald Ofner, Thorsten Meyer, Reinhard Mahnkopf, Christian Geissler, Andreas Augustin
-
Patent number: 9663349Abstract: A MEMS device and method for providing a MEMS device are disclosed. In a first aspect, the MEMS device comprises a first substrate and a second substrate coupled to the first substrate forming a sealed enclosure. A moveable structure is located within the sealed enclosure. An outgassing layer is formed on the first or second substrates and within the sealed enclosure. A first conductive layer is disposed between the moveable structure and the outgassing layer, wherein the first conductive layer allows outgassing species to pass therethrough.Type: GrantFiled: November 6, 2015Date of Patent: May 30, 2017Assignee: INVENSENSE, INC.Inventors: Jongwoo Shin, Houri Johari-Galle, Martin Lim, Joseph Seeger
-
Patent number: 9666680Abstract: A flash cell includes a gate and an erase gate. The gate is disposed on a substrate, wherein the gate includes a control gate on the substrate and a floating gate having a tip between the substrate and the control gate. The erase gate is disposed beside the gate, wherein the tip points toward the erase gate. The present invention also provides a flash cell forming process including the following steps. A gate is formed on a substrate, wherein the gate includes a floating gate on the substrate. An implantation process is performed on a side part of the floating gate, thereby forming a first doped region in the side part. At least a part of the first doped region is oxidized, thereby forming a floating gate having a tip.Type: GrantFiled: November 18, 2015Date of Patent: May 30, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yuan-Hsiang Chang, Shen-De Wang, Chih-Chien Chang, Jianjun Yang, Aaron Chen
-
Patent number: 9666566Abstract: Methods for improving hybrid bond yield for semiconductor wafers forming 3DIC devices includes first and second wafers having dummy and main metal deposited and patterned during BEOL processing. Metal of the dummy metal pattern occupies from about 40% to about 90% of the surface area of any given dummy metal pattern region. High dummy metal surface coverage, in conjunction with utilization of slotted conductive pads, allows for improved planarization of wafer surfaces presented for hybrid bonding. Planarized wafers exhibit minimum topographic differentials corresponding to step height differences of less than about 400 ?. Planarized first and second wafers are aligned and subsequently hybrid bonded with application of heat and pressure; dielectric-to-dielectric, RDL-to-RDL. Lithography controls to realize WEE from about 0.5 mm to about 1.5 mm may also be employed to promote topographic uniformity at wafer edges.Type: GrantFiled: April 26, 2016Date of Patent: May 30, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ju-Shi Chen, Cheng-Ying Ho, Chun-Chieh Chuang, Sheng-Chau Chen, Shih Pei Chou, Hui-Wen Shen, Dun-Nian Yaung, Ching-Chun Wang, Feng-Chi Hung, Shyh-Fann Ting
-
Patent number: 9660150Abstract: A semiconductor light-emitting device includes a substrate, an LED chip, a control element, a conductive layer and an insulating layer. The substrate, made of a semiconductor material, has an obverse surface and a reverse surface spaced apart from each other in the thickness direction of the substrate. The control element controls light emission of the LED chip. The conductive layer is electrically connected to the LED chip and the control element. The insulating layer is arranged between at least apart of the conductive layer and the substrate. The substrate has a recess formed in the obverse surface, and the LED chip is housed in the recess. The control element is arranged between the LED chip and the reverse surface in the thickness direction of the substrate.Type: GrantFiled: April 26, 2016Date of Patent: May 23, 2017Assignee: ROHM CO., LTD.Inventors: Isamu Nishimura, Yasuhiro Fuwa
-
Patent number: 9661707Abstract: A semiconductor device includes first and second field effect transistors (FETs) formed in a semiconductor substrate having a first main surface. The first FET includes first source and drain contact grooves, each running in a first direction parallel to the first main surface, each formed in the first main surface. First source regions are electrically connected to a conductive material in the first source contact groove. First drain regions are electrically connected to a conductive material in the first drain contact groove. The second FET includes second source and drain contact grooves, each running in a second direction parallel to the first main surface, each formed in the first main surface. Second source regions are electrically connected to a conductive material in the second source contact groove, and second drain regions are electrically connected to a conductive material in the second drain contact groove.Type: GrantFiled: April 26, 2016Date of Patent: May 23, 2017Assignee: Infineon Technologies AGInventors: Andreas Meiser, Till Schloesser
-
Patent number: 9653399Abstract: An electronic device includes a middle-of-line (MOL) stack. The electronic device includes a top local interconnect layer and a contact coupling the top local interconnect layer to a gate of a semiconductor device through a first dielectric layer. The electronic device also includes one or more isolation walls between the contact and the first dielectric layer, wherein the one or more isolation walls include aluminum nitride (AlN).Type: GrantFiled: February 13, 2015Date of Patent: May 16, 2017Assignee: QUALCOMM IncorporatedInventors: John Jianhong Zhu, Da Yang, Jeffrey Junhao Xu, Stanley Seungchul Song, Kern Rim
-
Patent number: 9653415Abstract: The present disclosure relates to a semiconductor device package. The semiconductor device package includes a substrate, a semiconductor device, a plurality of electronic components, a first package body, a patterned conductive layer and a feeding element. The semiconductor device and the plurality of electronic components are disposed on the substrate. The first package body covers the semiconductor device but exposes the plurality of electronic components. The patterned conductive layer is formed on the first package body. The feeding element electrically connects the patterned conductive layer to the plurality of electronic components.Type: GrantFiled: February 18, 2015Date of Patent: May 16, 2017Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Wei-Hsuan Lee, Sung-Mao Li, Chien-Yeh Liu
-
Patent number: 9653314Abstract: A semiconductor device according to the present embodiment includes a plurality of wires. A plurality of wire drawing pads are provided correspondingly to the wires and electrically connecting a plurality of contacts to the wires, respectively. First space portions widen toward a first direction from the wires to the wire drawing pads and are located between adjacent ones of the wire drawing pads in a connection region between the wires and the wire drawing pads. Second space portions are provided at edge portions of the wire drawing pads. Air gaps or insulating layers are provided in the first space portions and the second space portions.Type: GrantFiled: December 17, 2014Date of Patent: May 16, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi Nagashima, Koichi Matsuno, Takashi Sugihara, Hiroaki Naito
-
Patent number: 9646883Abstract: A method of forming metal lines that are aligned to underlying metal features that includes forming a neutral layer atop a hardmask layer that is overlying a dielectric layer. The neutral layer is composed of a neutral charged di-block polymer. Patterning the neutral layer, the hardmask layer and the dielectric layer to provide openings that are filled with a metal material to provide metal features. A self-assembled di-block copolymer material is deposited on a patterned surface of the neutral layer and the metal features. The self-assembled di-block copolymer material includes a first block composition with a first affinity for alignment to the metal features. The first block composition of the self-assembled di-block copolymer is converted to a metal that is self-aligned to the metal features.Type: GrantFiled: June 12, 2015Date of Patent: May 9, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Markus Brink, Michael A. Guillorn, Chung-Hsun Lin, HsinYu Tsai
-
Patent number: 9647237Abstract: A thin film transistor array panel device comprises: a base substrate; a barrier layer disposed over the base substrate and comprising a plurality of transparent material layers; and an array of thin film transistors disposed over the barrier layer. A difference between a refractive index of the barrier layer and a refractive index of the base substrate may be within about 6%. The transparent material layers may be arranged such that the transparent material layers having compressive residual stress and the transparent material layers having tensile residual stress are alternately stacked. Each of the transparent material layers may comprise silicon oxynitride (SiON).Type: GrantFiled: February 17, 2016Date of Patent: May 9, 2017Assignee: Samsung Display Co., Ltd.Inventors: Seung Ho Jung, Chaun Gi Choi, Hye Young Park, Eun Young Lee, Joo Hee Jeon, Eun Jeong Cho, Bo Geon Jeon, Yung Bin Chung
-
Patent number: 9641940Abstract: A MEMS microphone package and a method of manufacturing a MEMS microphone package having a lid and a substrate cap. The lid includes a wire bonding shelf that provides a surface internal to the MEMS microphone for connection points for internal wire bonds. One or more conductive traces deposited on the bonding shelf are provided to connect internal electronic components via the wire bonds to a substrate cap. The substrate cap is configured to connect to external devices or components. The internal electronic components include a MEMS microphone die and an application specific integrated circuit. The internal electronic components are configured to transmit signals to external electronics indicative of acoustic energy received by the MEMS microphone die by the configurations described herein.Type: GrantFiled: May 4, 2015Date of Patent: May 2, 2017Assignee: Robert Bosch GmbHInventor: Jay Scott Salmon
-
Patent number: 9627475Abstract: A structure and method for fabricating a spacer structure for semiconductor devices, such as a multi-gate structure, is provided. The dummy gate structure is formed by depositing a dielectric layer, forming a mask over the dielectric layer, and patterning the dielectric layer. The mask is formed to have a tapered edge. In an embodiment, the tapered edge is formed in a post-patterning process, such as a baking process. In another embodiment, a relatively thick mask layer is utilized such that during patterning a tapered results. The profile of the tapered mask is transferred to the dielectric layer, thereby providing a tapered edge on the dielectric layer.Type: GrantFiled: September 14, 2015Date of Patent: April 18, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Chi Fu, Chien-Chih Chou