Patents Examined by Ilwoo Park
-
Patent number: 12273578Abstract: Disclosed in the present application are a display apparatus and a processing method. According to the method, a data stream from the external device in connection with the display apparatus is received; a device information frame in the data stream is obtained, where the device information frame is a data frame generated by the external device according to a basic transmission protocol between the external device and the display apparatus; marker bits in the device information frame are traversed; in response to the external device supporting the automatic control protocol, a play mode is switched according to usage scenario information added in the data stream; and in response to the external device not supporting the automatic control protocol, a play mode is switched according to a device type of the external device.Type: GrantFiled: June 23, 2023Date of Patent: April 8, 2025Assignee: HISENSE VISUAL TECHNOLOGY CO., LTD.Inventors: Pingguang Lu, Junning Chen, Yinghao He, Ruiji Zhang, Tingfu Xie, Hao Wang, Fang Liu, Yanli Wu
-
Patent number: 12271333Abstract: A reconfigurable dataflow unit (RDU) includes an intra-RDU network, an array of configurable units connected by an array level network and function interfaces. The RDU also includes interface circuits coupled between the intra-RDU network and external interconnects. An interface circuit receives a packet from the external interconnect and extracts a target RDU identifier and compares the target RDU identifier to the value of the identity register. It also communicates over the intra-RDU network to a function interface based on information in the first packet in response to the target RDU identifier being equal to the identity register. The interface circuit retrieves another interface circuit identifier for the target RDU identifier from the pass-through table and, in response to the target RDU identifier not being equal to the identity register, sends the target RDU identifier and other information to the other interface circuit over the intra-RDU network.Type: GrantFiled: July 5, 2023Date of Patent: April 8, 2025Assignee: SambaNova Systems, Inc.Inventors: Paul Jordan, Manish K. Shah, Emre Ali Burhan, Dawei Huang, Yong Qin
-
Patent number: 12265494Abstract: Matrix multiplication process is segregated between two separate dies—a memory die and a compute die to achieve low latency and high bandwidth artificial intelligence (AI) processor. The blocked matrix-multiplication scheme maps computations across multiple processor elements (PE) or matrix-multiplication units. The AI architecture for inference and training includes one or more PEs, where each PE includes memory (e.g., ferroelectric (FE) memory, FE-RAM, SRAM, DRAM, MRAM, etc.) to store weights and input/output I/O data. Each PE also includes a ring or mesh interconnect network to couple the PEs for fast access of information.Type: GrantFiled: August 16, 2023Date of Patent: April 1, 2025Assignee: Kepler Computing Inc.Inventors: Amrita Mathuriya, Rajeev Kumar Dokania, Ananda Samajdar, Sasikanth Manipatruni
-
Patent number: 12259833Abstract: Descriptor fetch for a direct memory access system includes obtaining a descriptor for processing a received data packet. A determination is made as to whether the descriptor is a head descriptor of a chain descriptor. In response to determining that the descriptor is a head descriptor, one or more tail descriptors are fetched from a descriptor table specified by the head descriptor. A number of the tail descriptors fetched is determined based on a running count of a buffer size of the chain descriptor determined as each tail descriptor is fetched compared to a size of the data packet.Type: GrantFiled: March 28, 2023Date of Patent: March 25, 2025Assignee: XILINX, INC.Inventors: Chandrasekhar S. Thyamagondlu, Tao Yu, Chiranjeevi Sirandas, Nicholas Trank
-
Patent number: 12254211Abstract: A method of accessing a Non-Volatile Memory express over Fabrics (NVMeoF) memory region of a remote target device includes establishing a NVMeoF transport connection with the remote target device and creating an admin queue by sending a NVMeoF connect command to the remote target device. The method includes accessing the NVMeoF memory region of the remote target device by sending PropertyGet/PropertySet commands to an admin submission queue of the remote target device, performing one of (a) receiving PropertyGet/PropertySet completion queue entries from the remote target device when accessing the NVMeoF memory region of the remote target device is completed, or (b) receiving at least one of RDMA write and RDMA read requests from the remote target device in response to PropertyGet/PropertySet submission queue entries, and receiving completion queue entries from the remote target device when the accessing of the NVMeoF memory region of the remote target device is completed.Type: GrantFiled: June 9, 2022Date of Patent: March 18, 2025Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Venkataratnam Nimmagadda, Sandeep Kumar Ananthapalli
-
Patent number: 12235764Abstract: Apparatus and methods include receiving signaling indicative of performance of an operation to update a plurality of data entries written to a memory device and having a same offset from an initial physical address corresponding to each of the plurality of data entries and performing the operation to write the update to the plurality of data entries written to the memory device and having the same offset from the initial physical address corresponding to each of the plurality of data entries responsive to receiving the signaling indicative of performance of the operation to update the plurality of data entries.Type: GrantFiled: September 16, 2022Date of Patent: February 25, 2025Assignee: Micron Technology, Inc.Inventors: Steven R. Narum, Brian Toronyi
-
Patent number: 12223200Abstract: The objective of the present invention is to efficiently manage data required to verify the loading waiting time of a logistics contractor (truck driver), while ensuring the accuracy of the data. A metadata storage control unit 103 executes control to cause metadata relating to main data to be stored on a network N using blockchain technology or distributed ledger technology. A main data storage control unit 104 executes control to associate linking data linking metadata stored on the network N and the main data with the main data, and to store the same in a main data database 181 on a server 1.Type: GrantFiled: April 1, 2021Date of Patent: February 11, 2025Assignee: Maruichi Warehouse Co., Ltd.Inventor: Makoto Horiuchi
-
Patent number: 12210748Abstract: Systems and methods are provided for providing a consistent experience for users of cloud-based block storage volumes. While cloud storage aims to remove hardware considerations for an end user's experience, block storage performance can nevertheless vary according to the underlying hardware used to support a volume or the specific network location of that hardware. Embodiments of the present disclosure address that inconsistent performance by associating a volume with a performance profile that sets a target latency for the volume. A storage client can then monitor observed latency for the volume and inject synthetic latency into input/output operations for the volume as calculated via a proportional-integral-derivative algorithm, such that the observed latency matches the target within the performance profile. This enables the cloud provider to vary physical hardware or network configurations without effect on block storage performance from the point of view of an end user.Type: GrantFiled: December 16, 2022Date of Patent: January 28, 2025Assignee: Amazon Technologies, Inc.Inventors: Mark Robinson, Valentin-Gabriel Priescu, Farhan Tanvir Ali, Marc Stephen Olson
-
Patent number: 12204750Abstract: The present disclosure describes techniques of metadata management for transparent block level compression. A first area may be created in a backend solid state drive. The first area may comprise a plurality of entries. The plurality of entries may be indexed by addresses of a plurality of blocks of uncompressed data. Each of the plurality of entries comprises a first part configured to store metadata and a second part configured to store compressed data. Each of the plurality blocks of uncompressed data may be compressed individually to generate a plurality of compressed blocks. Metadata and at least a portion of compressed data associated with each of the plurality of compressed blocks may be stored in one of the plurality of entries based on an address of a corresponding block of uncompressed data. A second area may be created in the backend solid state drive for storing the rest of the compressed data.Type: GrantFiled: September 26, 2022Date of Patent: January 21, 2025Assignee: Lemon Inc.Inventors: Ping Zhou, Chaohong Hu, Kan Frankie Fan, Fei Liu, Longxiao Li, Hui Zhang
-
Patent number: 12204785Abstract: There is provided a data processing apparatus in which decode circuitry receives a memory copy instruction containing an indication of a source area of memory, an indication of a destination area of memory, and an indication of a remaining copy length. In response to receiving the memory copy instruction, the decode circuitry generates at least one active memory copy operation or a null memory copy operation. The active memory copy operation causes one or more execution units to perform a memory copy from part of the source area of memory to part of the destination area of memory and the null memory copy operation leaves the destination area of memory unmodified.Type: GrantFiled: July 22, 2022Date of Patent: January 21, 2025Assignee: Arm LimitedInventors: Yasuo Ishii, Steven Daniel Maclean, Nicholas Andrew Plante, Muhammad Umar Farooq, Michael Brian Schinzler, Nicholas Todd Humphries, Glen Andrew Harris
-
Patent number: 12197375Abstract: One or more aspects of the present disclosure relate to establishing and using a hybrid synchronous/asynchronous communication layer for input/output (IO) messages to a storage array. In embodiments, an input/output (IO) message can be modified into first and second IO portions. In addition, a network communications layer can be established to include synchronous and asynchronous channels. Further, the first IO portion can be transmitted over the synchronous channel, and the second IO portion can be transmitted over the asynchronous channel.Type: GrantFiled: February 2, 2023Date of Patent: January 14, 2025Assignee: Dell Products L.P.Inventors: Paul A. Linstead, Doug E. Lecrone
-
Patent number: 12197349Abstract: Apparatuses and methods for providing and interpreting command packets for direct control of memory channels are disclosed herein. An example apparatus includes flash memories configured into channels and a controller coupled to the flash memories. The controller receives packets and interpret the packets based at least on a first protocol, and determines whether any packets are linked based on a link identifier included in a block of each packet. The controller arranges the subset of packets based on an index included in the block of each packet of the subset of packets, and the subset of packets are arranged in order based on the respective indexes. A target flash memory and a target channel are determined by the controller based on flash memory and channel identifiers included in the block of each of the packet of the subset of packets.Type: GrantFiled: October 25, 2021Date of Patent: January 14, 2025Assignee: Micron Technology, Inc.Inventor: Jeffrey McVay
-
Patent number: 12197352Abstract: An operating method of an electronic device which includes a processor and a memory, the method including: accessing, using the processor, the memory without control of an external host device in a first bias mode; sending, from the processor, information of the memory to the external host device when the first bias mode ends; and accessing, using the processor, the memory under control of the external host device in a second bias mode.Type: GrantFiled: July 19, 2022Date of Patent: January 14, 2025Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Insoon Jo
-
Patent number: 12182201Abstract: A graph data storage method for non-uniform memory access architecture (NUMA) processing system is provided. The processing system includes at least one computing device, each computing device corresponding to multiple memories, and each memory corresponding to multiple processors. The method includes: performing three-level partitioning on graph data to obtain multiple third-level partitions based on a communication mode among computing device(s), memories, and processors; and separately storing graph data of the multiple third-level partitions in NUMA nodes corresponding to the processors. A graph data storage system and an electronic device are further provided.Type: GrantFiled: January 27, 2021Date of Patent: December 31, 2024Assignee: ZHEJIANG TMALL TECHNOLOGY CO., LTD.Inventors: Wenfei Fan, Wenyuan Yu, Jingbo Xu, Xiaojian Luo
-
Patent number: 12159059Abstract: Methods, systems, and devices for commands to support adaptive memory systems are described. A memory system may be configured to receive a command to perform an operation on an address of a memory system, the command including an indication of a count of program/erase cycles associated with the address; determine whether the count of program/erase cycles associated with the address satisfies a threshold; adjust a trim parameter for operating the memory system based at least in part on determining that the indication of the count of program/erase cycles satisfies the threshold; and perform the operation associated with the command using the adjusted trim parameter.Type: GrantFiled: August 10, 2022Date of Patent: December 3, 2024Assignee: Micron Technology, Inc.Inventor: Deping He
-
Patent number: 12147364Abstract: An electronic system includes an auxiliary processor. The auxiliary processor includes a remapping device which receives data through a direct memory access (DMA, a register unit which stores the data, and processing logic which transmits operating status information to the remapping device. The remapping device remaps position information in which the data is stored in the register unit on the basis of the operating status information.Type: GrantFiled: May 19, 2022Date of Patent: November 19, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jin Woo Hwang, Hoon Sung Lee
-
Patent number: 12141333Abstract: In at least some embodiments, a system comprises a processor and a direct memory access (DMA) subsystem coupled to the processor. The system further comprises a component coupled to the DMA subsystem via an interconnect employing security rules, wherein, if the component requests a DMA channel, the DMA subsystem restricts usage of the DMA channel based on the security rules.Type: GrantFiled: August 21, 2017Date of Patent: November 12, 2024Assignee: Texas Instruments IncorporatedInventor: Gregory R. Conti
-
Patent number: 12141085Abstract: A transmitter includes a pull-down circuit coupled between an output of the transmitter and a first rail, a first pull-up circuit coupled between a second rail and the output of the transmitter, and a second pull-up circuit coupled between the second rail and the output of the transmitter. The transmitter also includes a control circuit coupled to a control input of the first pull-up circuit and a control input of the second pull-up circuit. The control circuit is configured to output a first control signal to the control input of the first pull-up circuit, wherein the first control signal controls a drive strength of the first pull-up circuit. The control circuit is also configured to output a second control signal to the control input of the second pull-up circuit, wherein the second control signal controls a drive strength of the second pull-up circuit.Type: GrantFiled: December 14, 2022Date of Patent: November 12, 2024Assignee: QUALCOMM INCORPORATEDInventors: Changkyo Lee, Ashwin Sethuram
-
Patent number: 12135658Abstract: A bus architecture is disclosed that provides for transaction queue reallocation on the modules communicating using the bus. A module can implement a transaction request queue by virtue of digital electronic circuitry, e.g., hardware or software or a combination of both. Some bus clogging issues that affect conventional systems can be circumvented by combining an out of order system bus protocol that uses a transaction request replay mechanism. Modules can evict less urgent transactions from transaction request queues to make room to insert more urgent transactions. Master modules can dynamically update a quality of service (QoS) value for a transaction while the transaction is still pending.Type: GrantFiled: December 14, 2021Date of Patent: November 5, 2024Assignee: ATMEL CORPORATIONInventors: Franck Lunadier, Vincent Debout
-
Patent number: 12135575Abstract: An AFSM core includes a destination state-cell generating a destination state-signal, and a source state-cell generating a source state-signal and causing transition of the source state-signal in response to an acknowledgement indicating transition of the destination state-signal. The acknowledgment is communicated through a delay. A state-overlap occurs between transition of the destination state-signal and transition of the source state-signal. An output-net includes a balanced logic-tree receiving inputs, including the destination state-signal, from the core, and an additional logic-tree cascaded with the balanced logic-tree to form an unbalanced logic-tree so an input to the additional logic-tree is provided by output from the balanced logic-tree and another input receives the source state-signal. Tree propagation time occurs between receipt of a transition in the destination state-signal by the balanced logic-tree and a resulting transition of the output from the balanced logic-tree.Type: GrantFiled: November 28, 2022Date of Patent: November 5, 2024Assignee: STMicroelectronics International N.V.Inventor: Roberta Priolo