Patents Examined by John M. Ross
-
Patent number: 6925526Abstract: Write operations less than full block size (short block writes) are internally accumulated while being written to disk in a temporary cache location. Once written to the cache location, the disk drive signals the host that the write operation has completed. Accumulation of short block writes in the drive is transparent to the host and does not present an exposure of data loss. The accumulation of a significant number of short block write operations in the queue make it possible to perform read/modify/write operations with a greater efficiency. In operation, the drive preferably cycles between operation in the cache location and the larger data block area to achieve efficient use of the cache and efficient selection of data access operations. In one embodiment, a portion of the disk surface is formatted at a smaller block size for use by legacy software.Type: GrantFiled: October 31, 2002Date of Patent: August 2, 2005Assignee: International Business Machines CorporationInventor: David Robison Hall
-
Patent number: 6922762Abstract: A clustering storage system, which enables to operate a plurality of storage system units as a single storage system, presents connection information between clustering storage systems to a user and receives data to be backed up and an instruction about a path between the clustering storage systems from the user. The clustering storage system uses load information or a transfer speed of a data connection line between the storage system units to determine a path between the clustering storage systems used for backup and a storage system unit for holding a backup copy so that the data transfer between the storage system units becomes minimum. Besides, the clustering storage system mainly uses the determined path for backing up the data.Type: GrantFiled: August 19, 2002Date of Patent: July 26, 2005Assignee: Hitachi, Ltd.Inventors: Yusuke Hirakawa, Hiroshi Arakawa, Koji Ozawa
-
Patent number: 6883064Abstract: “Disk array system is presented wherein the plurality of disk array controlling units operate as the sole disk array controller so as to restrain the performance of the cache memory sections of the respective disk array controlling units from deteriorating owing to their physical packaging locations and to maximize the performance thereof in proportion to the number of the controlling units in use. Disk array controller is provided, which controller comprises a host switch interface section, the plurality of respective disk array controlling units provided with a channel interface section, a disc interface section and a cache memory section and a mutual connection network in connection with the channel interface sections, the disk interface sections and the cache memory sections of the respective disk array controlling units.Type: GrantFiled: February 19, 2002Date of Patent: April 19, 2005Assignee: Hitachi, Ltd.Inventors: Akira Yoshida, Shuji Nakamura
-
Patent number: 6865645Abstract: A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, and instruction unit and a plurality of caches including a separate instruction and operand cache.Type: GrantFiled: October 2, 2000Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventors: Chung-Lung Kevin Shum, Dean G. Bair, Charles F. Webb, Mark A. Check, John S. Liptay
-
Patent number: 6807606Abstract: A system and method are disclosed, according to which, the responsiveness of client/server-based distributed web applications operating in an object-oriented environment may be improved by coordinating execution of cacheable entries among a group of web servers, operably coupled in a network. In an exemplary embodiment, entries are considered to be either commands or Java Server Pages (JSPs), and the system and method are implemented by defining a class of objects (i.e., CacheUnits) to manage the caching of entries. An entry must be executed before it can be stored in a cache. Since this is computationally costly, each cacheable entry has an associated coordinating CacheUnit, which sees to it that only one CacheUnit executes an entry. Once the entry has been executed, a copy of it resides in the cache of the coordinating CacheUnit, from which it can be accessed by other CacheUnits without having to re-execute it.Type: GrantFiled: December 18, 2000Date of Patent: October 19, 2004Assignee: International Business Machines Corp.Inventors: George P. Copeland, Michael H. Conner, Gregory A. Flurry
-
Patent number: 6779083Abstract: Tables (FIGS. 11 and 12) for stipulating information (WWN: WorldWide Name) for primarily identifying computers, information (GID: Group ID) for identifying a group of the computers and a logical unit number (LUN) permitting access from the host computer inside storage subsystem, in accordance with arbitrary operation method by a user, and for giving them to host computer. The invention uses management table inside the storage subsystem and gives logical unit inside storage subsystem to host computer group arbitrarily grouped by a user in accordance with the desired form of operation of the user, can decide access approval/rejection to the logical unit inside the storage subsystem in the group unit and at the same time, can provide the security function capable of setting interface of connection in the group unit under single port of storage subsystem without changing existing processing, limitation and other functions of computer.Type: GrantFiled: February 19, 2002Date of Patent: August 17, 2004Assignee: Hitachi, Ltd.Inventors: Ryuske Ito, Yoshinori Okami, Katsuhiro Uchiumi, Yoshinori Igarashi, Koichi Hori
-
Patent number: 6738872Abstract: A remote resource management system for managing resources in a symmetrical multiprocessing environment having a plurality of clusters of symmetric multiprocessors each of which provides interfaces between cluster nodes of the symmetric multiprocessor system with a local interface and an interface controller. One or more remote storage controllers each has a local interface controller and a local-to-remote data bus. A remote fetch controller is responsible for processing data accesses across the clusters and a remote store controller is responsible for processing data accesses across the clusters. These controllers work in conjunction to provide a deadlock avoidance system for preventing hangs.Type: GrantFiled: December 22, 2000Date of Patent: May 18, 2004Assignee: International Business Machines CorporationInventors: Gary A. Van Huben, Michael A. Blake, Pak-Kin Mak, Adrian Eric Seigler
-
Patent number: 6738870Abstract: A high speed remote storage controller system for a computer system has cluster nodes of symmetric multiprocessors. A plurality of clusters of symmetric multiprocessors each of has a plurality of processors, a shared cache memory, a plurality of I/O adapters and a main memory accessible from the cluster. Each cluster has an interface for passing data between cluster nodes of the symmetric multiprocessor system. Each cluster has a local interface and interface controller. The system provides one or more remote storage controllers each having a local interface controller and a local-to-remote data bus. A remote resource manager manages the interface between clusters of symmetric multiprocessors. The remote store controller is responsible for processing data accesses across a plurality of clusters and processes data storage operations involving shared memory.Type: GrantFiled: December 22, 2000Date of Patent: May 18, 2004Assignee: International Business Machines CorporationInventors: Gary A. Van Huben, Michael A. Blake, Pak-Kin Mak
-
Patent number: 6738871Abstract: A remote resource management system for managing resources in a symmetrical multiprocessing environment having a plurality of clusters of symmetric multiprocessors each of which provides interfaces between cluster nodes of the symmetric multiprocessor system with a local interface and an interface controller. One or more remote storage controllers each has a local interface controller and a local-to-remote data bus. A remote fetch controller is responsible for processing data accesses in accordance with the methods described.Type: GrantFiled: December 22, 2000Date of Patent: May 18, 2004Assignee: International Business Machines CorporationInventors: Gary A. Van Huben, Michael A. Blake, Pak-Kin Mak, Adrian Eric Seigler