Patents Examined by Junaiden Mirsalahuddin
-
Patent number: 9825045Abstract: A nonvolatile memory device includes a substrate including a device isolation layer defining an active region, a floating gate and a selection gate arranged side by side at intervals of a first gap over the substrate, a coupling plate formed in the device isolation layer and overlapped with the floating gate, and a contact plug suitable for electrically coupling the coupling plate and the selection gate.Type: GrantFiled: May 22, 2014Date of Patent: November 21, 2017Assignee: SK Hynix Inc.Inventors: Sung-Kun Park, Jung-Hoon Kim, Nam-Yoon Kim
-
Patent number: 9748203Abstract: A method of manufacture of an integrated circuit packaging system including: providing a package carrier; mounting an integrated circuit to the package carrier; mounting a circuit interposer above the integrated circuit; mounting a mounting integrated circuit above the circuit interposer; forming a conductive pillar to the circuit interposer adjacent to the mounting integrated circuit; connecting the circuit interposer to the package carrier; and forming an encapsulation on the package carrier.Type: GrantFiled: December 15, 2011Date of Patent: August 29, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: DeokKyung Yang, In Sang Yoon, SeongHun Mun, KyungHwan Kim
-
Patent number: 9741662Abstract: A semiconductor device includes an electrode material diffusion suppression layer provided either between a gate electrode and a gate insulation film, between Al-containing ohmic electrodes and an Au interconnection, and below the gate electrode and above the Al-containing ohmic electrodes, the electrode material diffusion suppression layer having a structure wherein a first the TaN layer, a Ta layer, and a second the TaN layer are stacked in sequence.Type: GrantFiled: December 11, 2014Date of Patent: August 22, 2017Assignee: FUJITSU LIMITEDInventor: Youichi Kamada
-
Patent number: 9515067Abstract: A semiconductor device includes a switching element having: a drift layer; a base region; an element-side first impurity region in the base region; an element-side gate electrode sandwiched between the first impurity region and the drift layer; a second impurity region contacting the drift layer; an element-side first electrode coupled with the element-side first impurity region and the base region; and an element-side second electrode coupled with the second impurity region, and a FWD having: a first conductive layer; a second conductive layer; a diode-side first electrode coupled to the second conductive layer; a diode-side second electrode coupled to the first conductive layer; a diode-side first impurity region in the second conductive layer; and a diode-side gate electrode in the second conductive layer sandwiched between first impurity region and the first conductive layer and having a first gate electrode as an excess carrier injection suppression gate.Type: GrantFiled: October 14, 2014Date of Patent: December 6, 2016Assignee: DENSO CORPORATIONInventors: Hirotaka Saikaku, Tsuyoshi Yamamoto, Shoji Mizuno, Masakiyo Sumitomo, Tetsuo Fujii, Jun Sakakibara, Hitoshi Yamaguchi, Yoshiyuki Hattori, Rie Taguchi, Makoto Kuwahara
-
Patent number: 9502268Abstract: A method to provide a wafer level package with increasing contact pad area comprising the steps of forming a first packaging layer on wafer top surface, grinding the wafer back surface and etch through holes, depositing a metal to fill the through holes and covering wafer backside, cutting through the wafer from wafer backside forming a plurality of grooves separating each chip then depositing a second packaging layer filling the grooves and covering the wafer back metal, reducing the first packaging layer thickness to expose the second packaging layer filling the grooves and forming a plurality of contact pads overlaying the first packaging layer thereafter cutting through the second packaging layer in the grooves to form individual package.Type: GrantFiled: November 5, 2015Date of Patent: November 22, 2016Assignee: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATEDInventor: Yan Xun Xue
-
Patent number: 9461131Abstract: An integrated circuit including a trench in the substrate with a high quality trench oxide grown on the sidewalls and the bottom of the trench where the ratio of the thickness of the high quality trench oxide formed on the sidewalls to the thickness formed on the bottom is less than 1.2. An integrated circuit including a trench with high quality oxide is formed by first growing a sacrificial oxide in dilute oxygen at a temperature in the range of 1050° C. to 1250° C., stripping the sacrificial oxide, growing high quality oxide in dilute oxygen plus trans 1,2 dichloroethylene at a temperature in the range of 1050° C. to 1250° C., and annealing the high quality oxide in an inert ambient at a temperature in the range of 1050° C. to 1250° C.Type: GrantFiled: June 15, 2015Date of Patent: October 4, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yufei Xiong, Yunlong Liu, Hong Yang, Jianxin Liu
-
Patent number: 9449905Abstract: A semiconductor package includes terminals, each having an exposed surface that is flush with a bottom surface of the semiconductor package, and a layer of interconnection routings disposed within the semiconductor package. At least one interconnection routing is electrically coupled with a terminal and extends planarly therefrom. The semiconductor package also includes at least one die coupled with the layer of interconnection routings. In some embodiments, the semiconductor package also includes one or more additional intermediary layers. Each intermediary layer includes a via layer and an associated routing layer. The associated routing layer includes associated routings. At least one associated routing is electrically coupled with a terminal and extends planarly therefrom. Each via layer couples two routing layers. The semiconductor package also includes a locking mechanism for fastening a package compound with the interconnection routings and the terminals.Type: GrantFiled: March 26, 2013Date of Patent: September 20, 2016Assignee: UTAC THAI LIMITEDInventor: Saravuth Sirinorakul
-
Patent number: 9437787Abstract: A semiconductor light emitting device includes: a semiconductor light emitting element including a transparent substrate; a reflective substrate on which the semiconductor light emitting element is mounted; an adhesive layer containing a fluorescent substance, for fixing the semiconductor light emitting element on the reflective substrate; and a sealing member containing a fluorescent substance, for sealing the semiconductor light emitting element. In the semiconductor light emitting device, the adhesive layer has a thickness equal to or smaller than average particle size of the fluorescent substance contained in the sealing member.Type: GrantFiled: May 29, 2013Date of Patent: September 6, 2016Assignee: SHARP KABUSHIKI KAISHAInventor: Takeshi Kamikawa
-
Patent number: 9431622Abstract: An optoelectronic device and method for fabricating optoelectronic device, comprising: forming a quantum dot layer on a substrate including at least one electronically conductive layer, including a plurality of quantum dots which have organic capping layers; and removing organic capping layers from the quantum dots of the quantum dot layer by physically treating the quantum dot layer, the physical treatment including both thermal treatment and plasma processing.Type: GrantFiled: July 26, 2011Date of Patent: August 30, 2016Assignee: Brother International CorporationInventor: Farzad Parsapour
-
Patent number: 9397259Abstract: A light emitting device includes a substrate, a plurality of light emitting cells disposed on the substrate to be spaced apart from each other, and a connection wire electrically connecting adjacent ones of the light emitting cells. One of the adjacent light emitting cells includes a plurality of first segments, and the other of the adjacent light emitting cells includes a plurality of second segments respectively facing the first segments. A separation distance is provided between first and second segments facing each other, where each of which has an end contacting the connection wire is greater than a separation distance between first and second segments facing each other, and each of which has an end that does not contact the connection wire.Type: GrantFiled: December 26, 2013Date of Patent: July 19, 2016Assignee: LG INNOTEK CO., LTD.Inventors: Sung Kyoon Kim, Young Bong Yoo, Sung Ho Choo
-
Patent number: 9368705Abstract: A light-emitting diode (LED) packaging structure is provided, which includes a LED stacked layer, a first silicon substrate and a second silicon substrate. The first and second silicon substrates are respectively disposed on two opposite surfaces of the LED stacked layer. The first and second silicon substrates respectively have at least one first hollow portion and at least one second hollow portion, so as to expose the surfaces of a portion of the LED stacked layer. Light emitted by a light-emitting layer may go out through the first and second hollow portions. A method for manufacturing the LED packaging structure is also provided.Type: GrantFiled: May 28, 2014Date of Patent: June 14, 2016Assignee: LEXTAR ELECTRONICS CORPORATIONInventor: Tzu-Lung Lee
-
Patent number: 9362364Abstract: A method of manufacturing one or more graphene devices is disclosed. A thin film growth substrate is formed directly on a device substrate. Graphene is formed on the thin film growth substrate. A transistor is also disclosed, having a device substrate and a source supported by the device substrate. The transistor also has a drain separated from the source and supported by the device substrate. The transistor further has a single layer graphene (SLG) channel grown partially on and coupling the source and the drain. The transistor also has a gate aligned with the SLG channel, and a gate insulator between the gate and the SLG channel. Integrated circuits and other apparati having a device substrate, a thin film growth substrate formed directly on at least a portion of the device substrate, and graphene formed directly on at least a portion of the thin film growth substrate are also disclosed.Type: GrantFiled: July 21, 2010Date of Patent: June 7, 2016Assignee: CORNELL UNIVERSITYInventors: Jiwoong Park, Carlos Ruiz-Vargas, Mark Philip Levendorf, Lola Brown
-
Patent number: 9362402Abstract: A method is provided for fabricating a semiconductor device. The method includes providing a semiconductor substrate; and forming a first gate structure on the semiconductor substrate. The method also includes forming offset spacers doped with a certain type of ions to increase an anti-corrosion ability of the offset spacers on both sides of the first gate structure by a stability doping process; and forming trenches in the semiconductor substrate at both sides of the first gate structures. Further, the method includes forming stress layers in the trenches.Type: GrantFiled: May 27, 2014Date of Patent: June 7, 2016Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Yonggen He
-
Patent number: 9343454Abstract: An electrostatic discharge protection structure includes: substrate of a first type of conductivity, well region of a second type of conductivity, substrate contact region in the substrate and of the first type of conductivity, well contact region in the well region and of the second type of conductivity, substrate counter-doped region between the substrate contact region and the well contact region and of the second type of conductivity, well counter-doped region between the substrate contact region and the well contact region and of the first type of conductivity, communication region at a lateral junction between the substrate and the well region, first isolation region between the substrate counter-doped region and the communication region, second isolation region between the well counter-doped region and the communication region, oxide layer having one end on the first isolation region and another end on the substrate, and field plate structure on the oxide layer.Type: GrantFiled: April 27, 2013Date of Patent: May 17, 2016Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Yonghai Hu, Meng Dai, Zhongyu Lin, Guangyang Wang
-
Patent number: 9337366Abstract: Textured optoelectronic devices and associated methods of manufacture are disclosed herein. In several embodiments, a method of manufacturing a solid state optoelectronic device can include forming a conductive transparent texturing material on a substrate. The method can further include forming a transparent conductive material on the texturing material. Upon heating the device, the texturing material causes the conductive material to grow a plurality of protuberances. The protuberances can improve current spreading and light extraction from the device.Type: GrantFiled: July 26, 2011Date of Patent: May 10, 2016Assignee: Micron Technology, Inc.Inventors: Lifang Xu, Scott D. Schellhammer, Shan Ming Mou, Michael J. Bernhardt
-
Patent number: 9337321Abstract: A semiconductor device in which fluctuation in electric characteristics due to miniaturization is less likely to be caused is provided. The semiconductor device includes an oxide semiconductor film including a first region, a pair of second regions in contact with side surfaces of the first region, and a pair of third regions in contact with side surfaces of the pair of second regions; a gate insulating film provided over the oxide semiconductor film; and a first electrode that is over the gate insulating film and overlaps with the first region. The first region is a CAAC oxide semiconductor region. The pair of second regions and the pair of third regions are each an amorphous oxide semiconductor region containing a dopant. The dopant concentration of the pair of third regions is higher than the dopant concentration of the pair of second regions.Type: GrantFiled: January 15, 2015Date of Patent: May 10, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 9324586Abstract: A chip-packaging module for a chip is provided, the chip-packaging module including a chip including a first chip side, wherein the first chip side includes an input portion configured to receive a signal; a chip carrier configured to be in electrical connection with the first chip side, wherein the chip is mounted to the chip carrier via the first chip side; and a mold material configured to cover the chip on at least the first chip side, wherein at least part of the input portion is released from the mold material.Type: GrantFiled: August 17, 2011Date of Patent: April 26, 2016Assignee: INFINEON TECHNOLOGIES AGInventor: Horst Theuss
-
Patent number: 9306057Abstract: A semiconductor device includes a first well and a second well implanted in a semiconductor substrate. The semiconductor device further includes a raised drain structure above and in contact with the second well and separate from the gate structure. The raised drain structure includes a drain connection point above the surface of the second well.Type: GrantFiled: December 27, 2012Date of Patent: April 5, 2016Assignee: Broadcom CorporationInventor: Akira Ito
-
Image sensor having metal contact coupled through a contact etch stop layer with an isolation region
Patent number: 9287308Abstract: An image sensor pixel includes one or more photodiodes disposed in a semiconductor layer. Pixel circuitry is disposed in the semiconductor layer coupled to the one or more photodiodes. A passivation layer is disposed proximate to the semiconductor layer over the pixel circuitry and the one or more photodiodes. A contact etch stop layer is disposed over the passivation layer. One or more metal contacts are coupled to the pixel circuitry through the contact etch stop layer. One or more isolation regions are defined in the contact etch stop layer that isolate contact etch stop layer material through which the one or more metal contacts are coupled are coupled to the pixel circuitry from the one or more photodiodes.Type: GrantFiled: April 8, 2013Date of Patent: March 15, 2016Assignee: OmniVision Technologies, Inc.Inventors: Sing-Chung Hu, Dajiang Yang, Oray Orkun Cellek, Hsin-Chih Tai, Gang Chen -
Patent number: 9269920Abstract: A light-emitting element having extremely high efficiency of approximately 25% is provided. The light-emitting element includes a light-emitting layer which contains a phosphorescent guest, an n-type host, and a p-type host, where the light-emitting layer is interposed between an n-type layer including the n-type host and a p-type layer including the p-type host, and where the n-type host and the p-type host are able to form an exciplex in the light-emitting layer. The light-emitting element exhibits an extremely high emission efficiency (power efficiency of 74.3 lm/W, external quantum efficiency of 24.5%, energy efficiency of 19.3%) at a low driving voltage (2.6 V) at which luminance of 1200 cd/m2 is attainable.Type: GrantFiled: October 2, 2014Date of Patent: February 23, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Seo, Satoko Shitagaki, Nobuharu Ohsawa, Hideko Inoue, Hiroshi Kadoma, Harue Osaka