Patents Examined by Leonardo Andujar
-
Patent number: 7834466Abstract: A structure includes a semiconductor die that has an arrangement of die pads on a surface of the semiconductor die. A first row of die pads consists of a first group of four die pads and run in a first direction. A second row of die pads are adjacent to the first row and consist of a second group of four die pads running in the first direction. The second row begins at a first offset in the first direction from where the first row begins. A third row of die pads are adjacent to the second row and comprise a third group of four die pads that run in the first direction. The third row begins at a second offset in the first direction from where the second row begins. This allows for relatively easy access to all of the die pads.Type: GrantFiled: December 17, 2007Date of Patent: November 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Robert J. Wenzel, Trung Q Duong, Ilan Lidsky
-
Patent number: 7834397Abstract: A thin film transistor (TFT), a method of fabricating the same, and a display device including the TFT, are provided. In the TFT, a channel region is connected to a gate electrode so that the influence of a substrate bias is reduced or eliminated. Thus, the threshold voltage of the TFT is reduced, a subthreshold slope can be improved, and a large drain current can be obtained at a low gate voltage.Type: GrantFiled: August 25, 2006Date of Patent: November 16, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventors: Byoung-Keon Park, Byoung-Deog Choi, Myeong-Seob So
-
Patent number: 7833831Abstract: An electronic component is equipped with electrode protrusions that make it possible to mount the electronic component without covering connection pads of a circuit board with solder and to dispose the connection pads of the circuit board with a narrow pitch while preventing electrical shorting of the connection electrodes during mounting. A method of manufacturing an electronic component equipped with connection electrodes, where electrode protrusions are covered with solder, includes a step of heating a solder sheet to a semi-molten state and pressing the electronic component onto the solder sheet to place the electrode protrusions in contact with the solder sheet and a step of retracting the electronic component from a position where the electrode protrusions contact the solder sheet to transfer solder onto outside surfaces of the electrode protrusions that contacted the solder sheet.Type: GrantFiled: December 6, 2007Date of Patent: November 16, 2010Assignee: Fujitsu LimitedInventors: Norio Kainuma, Kuniko Ishikawa, Hidehiko Kira
-
Patent number: 7834359Abstract: The invention enhances a production yield of a display device (an electro-optical device). The invention provides a method of manufacturing an electro-optical device including a display region in which a plurality of basic pixels are arranged, each basic pixel including a plurality of color pixels. The method includes: forming on a first substrate lines to drive a plurality of electro-optical elements respectively constituting the color pixels, correspondingly to the arrangement of the basic pixels; forming on a second substrate, as a chip to be transferred to each basic pixel, a drive circuit to drive the plurality of electro-optical elements which constitutes the plurality of color pixels of the basic pixels to obtain a plurality of basic-pixel driving chips; and transferring step of transferring the respective basic-pixel driving chips from the second substrate onto the first substrate, and connecting the drive circuits to regions of the lines corresponding to the basic pixels.Type: GrantFiled: December 18, 2006Date of Patent: November 16, 2010Assignee: Seiko Epson CorporationInventor: Mutsumi Kimura
-
Patent number: 7829455Abstract: A barrier layer for a semiconductor device is provided. The semiconductor device comprises a dielectric layer, an electrically conductive copper containing layer, and a barrier layer separating the dielectric layer from the copper containing layer. The barrier layer comprises a silicon oxide layer and a dopant, where the dopant is a divalent ion, which dopes the silicon oxide layer adjacent to the copper containing layer. A method of forming a barrier layer is provided. A silicon oxide layer with a surface is provided. The surface of the silicon oxide layer is doped with a divalent ion to form a barrier layer extending to the surface of the silicon oxide layer. An electrically conductive copper containing layer is formed on the surface of the barrier layer, where the barrier layer prevents diffusion of copper into the substrate.Type: GrantFiled: April 12, 2005Date of Patent: November 9, 2010Assignee: LSI CorporationInventors: Vladimir Zubkov, Sheldon Aronowitz
-
Patent number: 7825474Abstract: Channel regions continuous with transistor cells are disposed also below a gate pad electrode. The channel region below the gate pad electrode is fixed to a source potential. Thus, a predetermined reverse breakdown voltage between a drain and a source is secured without forming a p+ type impurity region below the entire lower surface of the gate pad electrode. Furthermore, a protection diode is formed in a conductive layer disposed at the outer periphery of an operation region.Type: GrantFiled: September 24, 2007Date of Patent: November 2, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Yasunari Noguchi, Eio Onodera, Hiroyasu Ishida
-
Patent number: 7825502Abstract: Disclosed are semiconductor die packages having overlapping dice, systems that use such packages, and methods of making such packages. An exemplary die package comprises a leadframe, a first semiconductor die, and a second semiconductor die that has a recessed portion in one of its surfaces. The first die is disposed over a first portion of the leadframe, and the second die is disposed over a second portion of the leadframe with its recess portion overlying at least a portion of the first die. Another exemplary die package comprises a leadframe with a recessed area, a first semiconductor die disposed in the recessed area, and a second semiconductor die overlying at least a portion of the first die. Preferably, electrically conductive regions of both dice are electrically coupled to a conductive region of the leadframe to provide an interconnection between dice that has very low parasitic capacitance and inductance.Type: GrantFiled: January 9, 2008Date of Patent: November 2, 2010Assignee: Fairchild Semiconductor CorporationInventors: Scott Irving, Yong Liu, Qiuxiao Qian
-
Patent number: 7825499Abstract: A semiconductor package 60 in which a region where a land pad 18 is formed is provided on an outer side of a region in which a flip-chip connecting pad 16 is formed, wherein a protecting member 39 is formed to expose the land pad 18 in the region in which the land pad 18 is formed, and the protecting member 39 includes a frame-shaped structure portion 39A disposed to surround the flip-chip connecting pad 16 and a support film portion 39B disposed on an outer side of the frame-shaped structure portion 39A, and a semiconductor device 70 using the semiconductor package 60.Type: GrantFiled: June 26, 2008Date of Patent: November 2, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventor: Yuka Tamadate
-
Patent number: 7820509Abstract: The method of manufacturing a semiconductor device, including a first region where a transistor including a gate electrode of a stacked structure is formed, a second region where a transistor including a gate electrode of a single-layer structure is formed, and a third region positioned in a boundary part between the first region and the second region, includes: depositing a first conductive film, patterning the first conductive film in the first region and the third region so that the outer edge is positioned in the third region, depositing the second conductive film, patterning the second conductive film to form a control gate in the first region while leaving the second conductive film, covering the second region and having the inner edge positioned inner of the outer edge of the first conductive film, and patterning the second conductive film in the second region to form the gate electrode.Type: GrantFiled: April 20, 2007Date of Patent: October 26, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Hiroyuki Ogawa, Hideyuki Kojima, Taiji Ema
-
Patent number: 7821033Abstract: A semiconductor component is disclosed herein comprising a drift zone and a drift control zone. The drift control zone is arranged adjacent to the drift zone and is dielectrically insulated from the drift zone by a dielectric layer. The drift control zone includes at least one first semiconductor layer and one second semiconductor layer. The first semiconductor layer has a higher charge carrier mobility than the second semiconductor layer.Type: GrantFiled: February 15, 2007Date of Patent: October 26, 2010Assignee: Infineon Technologies Austria AGInventors: Stefan Sedlmaier, Anton Mauder, Armin Willmeroth, Franz Hirler
-
Patent number: 7821096Abstract: A semiconductor integrated circuit having a diode element includes a diffusion layer which constitutes the anode and two diffusion layers which are provided on the left and right sides of the anode and which constitute the cathode, such that the anode and the cathode constitute the diode. A well contact is provided to surround both the diffusion layers of the anode and cathode. Distance tS between a longer side of the well contact and the diffusion layers of the cathode is shorter, while distance tL between a shorter side of the well contact and the diffusion layers of the anode and cathode is longer (tL>tS). Accordingly, the resistance value between the diffusion layer of the anode and the shorter side of the well contact is larger, so that the current from the diffusion layer of the anode is unlikely to flow toward the shorter side of the well contact.Type: GrantFiled: April 6, 2007Date of Patent: October 26, 2010Assignee: Panasonic CorporationInventor: Shiro Usami
-
Patent number: 7816707Abstract: An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a p-type GaN layer and a heavily doped p-type GaN layer are formed in this order. A gate electrode forms an Ohmic contact with the heavily doped p-type GaN layer. A source electrode and a drain electrode are provided on the undoped AlGaN layer. A pn junction is formed in a gate region by a two dimensional electron gas generated at an interface between the undoped AlGaN layer and the undoped GaN layer and the p-type GaN layer, so that a gate voltage can be increased.Type: GrantFiled: May 15, 2006Date of Patent: October 19, 2010Assignee: Panasonic CorporationInventors: Masahiro Hikita, Tetsuzo Ueda, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Patent number: 7816183Abstract: In the multiple-layered semiconductor device and the method for manufacturing thereof according to the present invention, the resin is formed on the substrate around the semiconductor device, on which the semiconductor device is installed in the first semiconductor package. Therefore, a generation of a warpage of substrate is inhibited in the first semiconductor package. And since the first semiconductor package is stacked to and coupled to the second semiconductor package via the electric conductors that extend from the back surface of the second semiconductor package to the coupling lands on the substrate penetrating through the resin, a defective situation such as a coupling defective in the bump junction can be avoided when the junction of the second semiconductor package via the electric conductor is formed. Therefore, a considerably improved coupling reliability in the multiple-layered semiconductor device can be achieved.Type: GrantFiled: December 20, 2007Date of Patent: October 19, 2010Assignee: NEC Electronics CorporationInventor: Tsutomu Kawata
-
Patent number: 7816752Abstract: In a solid state imaging device which includes a photodiode in the upper part of a silicon substrate and a MOSFET active region separated from the photodiode by a device isolation region, the width of the device isolation region is smaller in its lower part than in its upper part.Type: GrantFiled: May 19, 2006Date of Patent: October 19, 2010Assignee: Panasonic CorporationInventor: Mitsuyoshi Mori
-
Patent number: 7812407Abstract: A memory array with a row of strapping cells is provided. In accordance with embodiments of the present invention, strapping cells are positioned between two rows of a memory array. The strapping cells provide a P+ strap between N+ active areas of two memory cells in a column and provide an N+ strap between P+ active areas of two memory cells in a column of the memory array. The strapping cells provide an insulating structure between the two rows of the memory array and create a more uniform operation of the memory cells regardless of the positions of the memory cells within the memory array. In an embodiment, a dummy N-well may be formed along the outer edge of the memory array in a direction perpendicular to the row of strapping cells. Furthermore, transistors may be formed in the strapping cells to provide additional insulation between the strapped memory cells.Type: GrantFiled: February 1, 2010Date of Patent: October 12, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 7812409Abstract: A trenched semiconductor power device that includes a trenched gate disposed in an extended continuous trench surrounding a plurality of transistor cells wherein the layout of the trenched gate surrounding the transistor cells as closed cells having truncated corners or rounded corners. In an exemplary embodiment, the closed cells further includes a contact metal to contact a source and a body regions wherein the contact metal the trenched gate surrounding the transistor cell have a uniform space between them. In another exemplary embodiment, the semiconductor power device further includes a contact dopant region disposed below the contact metal to enhance an electrical contact between the metal contact and the source region and the body region, and the contact dopant region having substantially circular shape to achieve a uniform space between the contact dopant region and the trenched gate surrounding the closed cells.Type: GrantFiled: December 4, 2006Date of Patent: October 12, 2010Assignee: Force-MOS Technology Corp.Inventor: Fwu-Iuan Hshieh
-
Patent number: 7812464Abstract: A semiconductor device and method having high output and having reduced external resistance is reduced and improved radiating performance. A MOSFET (70) has a connecting portion for electrically connecting a surface electrode of a semiconductor pellet and a plurality of inner leads, a resin encapsulant (29), a plurality of outer leads (37), (38) protruding in parallel from the same lateral surface of the resin encapsulant (29) and a header (28) bonded to a back surface of the semiconductor pellet and having a header protruding portion (28c) protruding from a lateral surface of the resin encapsulant (29) opposite to the lateral surface from which the outer leads protrude, wherein the header (28) has an exposed surface (28b) exposed from the resin encapsulant (29); the outer leads (37), (38) are bent; and the exposed of the outer leads (37), (38) are provided at substantially the same height.Type: GrantFiled: April 29, 2008Date of Patent: October 12, 2010Assignee: Renesas Electronics CorporationInventors: Toshinori Hirashima, Munehisa Kishimoto, Toshiyuki Hata, Yasushi Takahashi
-
Patent number: 7812340Abstract: A method of forming a semiconductor structure (and the resulting structure), includes straining a free-standing semiconductor, and fixing the strained, free-standing semiconductor to a substrate.Type: GrantFiled: June 13, 2003Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Guy Moshe Cohen, Patricia May Mooney
-
Patent number: 7808064Abstract: An imaging element is formed on the first main surface of a semiconductor substrate. An external terminal is formed on the second main surface of the semiconductor substrate. A through-hole electrode is formed in a through hole formed in the semiconductor substrate. A first electrode pad is formed on the through-hole electrode in the first main surface. An interlayer insulating film is formed on the first electrode pad and on the first main surface. A second electrode pad is formed on the interlayer insulating film. A passivation film is formed on the second electrode pad and the interlayer insulating film, and has an opening which exposes a portion of the second electrode pad. A contact plug is formed between the first and second electrode pads in a region which does not overlap the opening when viewed in a direction perpendicular to the surface of the semiconductor substrate.Type: GrantFiled: July 23, 2009Date of Patent: October 5, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsuko Kawasaki, Mie Matsuo, Ikuko Inoue, Masayuki Ayabe, Masahiro Sekiguchi, Kazumasa Tanida
-
Patent number: 7808092Abstract: A multi-chip module (MCM) with a plurality of ground planes/layers is provided. Each integrated circuit (IC) chip of the MCM has its own ground plane on a substrate in the MCM. This MCM structure may facilitate separate testing of each IC chip without affecting other chips and without being affected by other chips. This MCM structure also may facilitate testing of interconnects/connections between two or more chips.Type: GrantFiled: December 30, 2008Date of Patent: October 5, 2010Assignee: Rambus Inc.Inventor: Fan Ho