Abstract: A stacked v-cell (SVC) capacitor using a modified stacked capacitor storage cell fabrication process. The SVC capacitor is made up of polysilicon structure, having a v-shaped cross-section, located at a buried contact and extending to an adjacent storage node overlaid by polysilicon with a dielectric sandwiched in between. The addition of the polysilicon structure increases storage capability 70% without enlarging the surface area defined for a normal stacked capacitor cell.
Type:
Grant
Filed:
November 27, 1991
Date of Patent:
June 15, 1993
Assignee:
Micron Technology, Inc.
Inventors:
Charles H. Dennison, Ruojia Lee, Yauh-Ching Liu, Pierre Fazan
Abstract: A method of passively aligning optical receiving elements such as fibers to the active elements of a light generating chip includes the steps of forming two front and one side pedestal structures on the surface of a substrate body, defining a vertical sidewall of the chip to form a mating channel having an edge at a predetermined distance from the first active element, mounting the chip epi-side down on the substrate surface, and positioning the fibers in fiber-receiving channels to that a center line of each fiber is aligned to a center line of a respective active element. When mounted, the front face of the chip is abutting the contact surfaces of the two front pedestals, and the defined sidewall of the mating channel is abutting the contact surface of the side pedestal. The passive alignment procedure is also effective in aligning a single fiber to a single active element.
Type:
Grant
Filed:
July 11, 1990
Date of Patent:
January 7, 1992
Assignee:
GTE Laboratories Incorporated
Inventors:
Craig A. Armiento, Chirravuri Jagannath, Marvin J. Tabasky, Thomas W. Fitzgerald, Harry F. Lockwood, Paul O. Haugsjaa, Mark A. Rothman, Vincent J. Barry, Margaret B. Stern