Patents Examined by Mark Giardino, Jr.
-
Patent number: 11977783Abstract: A method for performing data access control of a memory device with aid of a predetermined command and associated apparatus are provided. The method may include: utilizing the memory controller to receive a first single command from a host device through a transmission interface circuit of the memory controller; and in response to the first single command conforming to a predetermined format of the predetermined command, utilizing the memory controller to perform a series of operations according to the first single command, wherein the first single command represents a first duplicate command, for duplicating from a first source logical address to a first destination logical address. The series of operations may include: reading first data at the first source logical address; and writing the first data at the first destination logical address.Type: GrantFiled: July 14, 2022Date of Patent: May 7, 2024Assignee: Silicon Motion, Inc.Inventor: Tzu-Yi Yang
-
Patent number: 11977769Abstract: A memory controller may calculate a sum of a first number of entries stored in a read buffer and a second number of entries stored in a write buffer. If the sum is less than a first threshold and the read/write buffer is not full of entries, then the memory controller can request read/write commands from a host computing device. If the sum is not less than the first threshold or the read/write buffer is full of entries, then the memory controller can assert backpressure to stop the incoming flow newly incoming read/write commands from the host computing device. Additionally, or alternatively, the memory controller may dequeue a write command entry only if a number of write command entries stored in a write command FIFO memory is greater than a second threshold.Type: GrantFiled: September 6, 2022Date of Patent: May 7, 2024Assignee: Micron Technology, Inc.Inventor: Nicola Del Gatto
-
Patent number: 11972138Abstract: A data handling device includes a plurality of data storage units that are adapted for long term redundant storage of data, generate heat during operation, and are mounted in a manner allowing cooling, and data accessing circuitry adapted determine information chunks relating to data to be stored such that a subset of the information chunks suffice for reproduction of the data, select several of the plurality of data storage units, write the information chunks onto the selected data storage units, determine from which of the selected data storage units to retrieve information chunks based on temperatures of the data storage units to reproduce the data, where at least some of the subset of data storage units are mounted to be cooled by a common vertical air.Type: GrantFiled: April 17, 2020Date of Patent: April 30, 2024Inventors: Bhupinder Singh Bhullar, John Douglas Fortune
-
Patent number: 11966619Abstract: An apparatus for executing a software program, comprising at least one hardware processor configured for: identifying in a plurality of computer instructions at least one remote memory access instruction and a following instruction following the at least one remote memory access instruction; executing after the at least one remote memory access instruction a sequence of other instructions, where the sequence of other instructions comprises a return instruction to execute the following instruction; and executing the following instruction; wherein executing the sequence of other instructions comprises executing an updated plurality of computer instructions produced by at least one of: inserting into the plurality of computer instructions the sequence of other instructions or at least one flow-control instruction to execute the sequence of other instructions; and replacing the at least one remote memory access instruction with at least one non-blocking memory access instruction.Type: GrantFiled: September 17, 2021Date of Patent: April 23, 2024Assignee: Next Silicon LtdInventors: Elad Raz, Yaron Dinkin
-
Patent number: 11966592Abstract: Embodiments are directed to in-place erasure code transcoding for distributed file systems. A file system may be divided into a first partition associated with a first erasure code and a second partition second partition is associated with a second erasure code. If the second partition has sufficient storage space to store protection groups further actions may be performed, including: determining block stores in the first partition associated with the protection groups; transcoding contents of the block stores into other block stores based on the second erasure code; storing the other block stores in the second partition; deleting the block stores from the first partition; shifting another portion of the storage space from the first partition to the second partition such that the shifted other portion increases a size of the second partition to provide sufficient storage space for other protection groups; or the like.Type: GrantFiled: November 29, 2022Date of Patent: April 23, 2024Assignee: Qumulo, Inc.Inventor: Yuxi Bai
-
Patent number: 11960767Abstract: A method includes receiving, by a data storage device, a read command. The method further includes reading a first set of outer code stored to a magnetic recording medium of the data storage device and storing the first set of outer code to memory. The method further includes receiving a write command to write data to the magnetic recording medium and writing a second set of outer code to the magnetic recording medium in connection with the write command.Type: GrantFiled: March 8, 2022Date of Patent: April 16, 2024Assignee: Seagate Technology LLCInventors: Ryan P. McCallister, Ara Patapoutian, Mark A. Gaertner, Ian Davies
-
Patent number: 11954349Abstract: The embodiments of the present disclosure relate to a memory system and operating method thereof. According to embodiments of the present disclosure, the memory system may include i) a memory device including a plurality of memory blocks each including a plurality of pages, and ii) a memory controller configured to monitor a program operation on a first super memory block among a plurality of super memory blocks each including at least one of the plurality of memory blocks, and execute a target operation on the first super memory block based on the state of the first super memory block when it is determined that the program operation on the first super memory block has not been executed for a preset time period from a preset reference time point.Type: GrantFiled: May 10, 2022Date of Patent: April 9, 2024Assignee: SK hynix Inc.Inventor: Young Soo Lim
-
Patent number: 11954342Abstract: Methods, systems, and devices for masked training and analysis with a memory array are described. A memory device may operate in a first mode in which a maximum transition avoidance (MTA) decoder for a memory array of the memory device is disabled. During the first mode, the memory device may couple an input node of the MTA decoder with a first output node of a first decoder, such as a first pulse amplitude modulation (PAM) decoder. The memory device may operate in a second mode in which the MTA decoder for the memory array is enabled. During the second mode, the memory device may couple the input node of the MTA decoder with a second output node of a second decoder, such as a second PAM decoder.Type: GrantFiled: October 19, 2022Date of Patent: April 9, 2024Assignee: Micron Technology, Inc.Inventors: Wolfgang Anton Spirkl, Phillip A. Rasmussen, Thomas Hein
-
Patent number: 11947816Abstract: A method performed by a controller of a solid-state drive (SSD) comprising receiving a command from a host, the command identifying a namespace in a non-volatile semiconductor memory device of the SSD to be formatted, identifying a plurality of regions in the non-volatile semiconductor memory device corresponding to the namespace, unmapping a dummy region in a volatile semiconductor memory device of the SSD using invalid addresses, and copying the invalidated dummy region to each region of the plurality of regions of the namespace.Type: GrantFiled: September 19, 2022Date of Patent: April 2, 2024Assignee: Kioxia CorporationInventor: Saswati Das
-
Patent number: 11947838Abstract: A computer-implemented method according to one approach includes receiving requests to perform data operations on a first storage container, where the data operations include a read operation and a write operation. It is determined whether first data stored on the first storage container is set to a read-only status. In response to determining that the first data is set to the read-only status, the read operation is allowed to be performed on the first container for reading the first data, and the write operation is performed on a second storage container. Moreover, in response to determining that the first data is set to the read-only status, it is determined whether the read-only status has been withdrawn. In response to determining that the read-only status has been withdrawn, further write operations are allowed to be performed on the first storage container.Type: GrantFiled: November 30, 2020Date of Patent: April 2, 2024Assignee: International Business Machines CorporationInventors: Lourie Goodall, Joseph M. Swingler
-
Patent number: 11941251Abstract: According to one embodiment, there is provided a nonvolatile memory including a memory cell array, an input/output buffer, one or more intermediate buffers, and a control circuit. The memory cell array includes a plurality of pages. Each of the one or more intermediate buffers is electrically connected between the memory cell array and the input/output buffer. The control circuit is configured to store, in a first intermediate buffer, data read through sensing operation from a first page out of the plurality of pages in accordance with a first command that includes a sensing operation instruction and designation of the first intermediate buffer among the one or more intermediate buffers.Type: GrantFiled: November 8, 2022Date of Patent: March 26, 2024Assignee: Kioxia CorporationInventors: Yoshihisa Kojima, Masanobu Shirakawa, Kiyotaka Iwasaki
-
Patent number: 11934692Abstract: Methods, systems, and devices for write booster buffer and hibernate are described. The memory system may initiate a first operation to enter a first power mode having a lower power consumption than a second power mode. In some cases, the memory system may determine whether a quantity of data stored in a buffer of single-level cells associated with write booster information satisfies a threshold based on initiating the first operation. The memory system may determine whether to perform a second operation to transfer the quantity of data stored in the buffer of single-level cells to a portion of memory comprising multiple level cells based on determining whether the quantity of data satisfies the threshold. The memory system may enter the first power mode based on determining to perform the second operation to transfer the quantity of data from the buffer to the portion of memory.Type: GrantFiled: December 20, 2021Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventors: Luca Porzio, Deping He
-
Patent number: 11934674Abstract: Embodiments of the present disclosure relate to a method, an electronic device, and a computer program product for storing and accessing data. A method for storing data includes: dividing, in response to receiving a request for storing data from a client, the data into a plurality of data blocks; storing the plurality of data blocks in a plurality of servers respectively; generating metadata of the data to record corresponding addresses for storing the plurality of data blocks in the plurality of servers; and storing the generated metadata in a metadata repository. The embodiments of the present disclosure can effectively improve data transmission efficiency, data availability, and data security in a cloud storage system.Type: GrantFiled: October 16, 2020Date of Patent: March 19, 2024Assignee: EMC IP Holding Company LLCInventors: Zhenzhen Lin, Si Chen
-
Patent number: 11934688Abstract: Methods, systems, and devices for read threshold adjustment techniques for error recovery are described. A memory system may read a codeword from a memory array using one or more read thresholds. The memory system may increment one or more counters of the memory device based on reading the codeword. The one or more counters may indicate information related to how many bits of the codeword correspond to a particular logic value. The memory system may detect an error, such as an uncorrectable error, in the codeword based on reading the codeword. The memory system may adjust the one or more read thresholds based on the information indicated by the one or more counters and read the codeword using the adjusted read thresholds.Type: GrantFiled: October 11, 2022Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventor: Robert B. Eisenhuth
-
Patent number: 11922014Abstract: According to one embodiment, a controller of a memory system manages a first table maintaining a relationship between a logical address and a physical address, compresses first data corresponding to a first address of a write command, specifies a size of second data obtained by compressing the first data, determines allocation of the second data on a memory based on the size of the second data, stores a second address corresponding to a physical area where a head of the second data is stored and a physical area number used to store the second data in an entry of the first logical address in the first table, and stores the first address, offset of a position of a leader of the second data in the physical area, and the size of the second data in the physical area.Type: GrantFiled: September 6, 2022Date of Patent: March 5, 2024Assignee: Kioxia CorporationInventors: Keiri Nakanishi, Kensaku Yamaguchi, Takashi Takemoto
-
Patent number: 11868647Abstract: A nonvolatile memory device includes a memory block including a memory area, an on-chip valley search (OVS) circuit performing an OVS sensing operation on the memory block, and a buffer memory storing at least one variation table including variation information of a threshold voltage of memory cells, obtained from the OVS sensing operation. A reading operation including an OVS sensing operation and a main sensing operation on the memory area is performed in response to a read command applied by a memory controller, the OVS sensing operation is performed at an OVS sensing level, and the main sensing operation is performed at a main sensing level reflecting the variation information. In the nonvolatile memory device, correction accuracy for deterioration of a word line threshold voltage may be improved, and a burden on a memory controller may be reduced.Type: GrantFiled: November 9, 2021Date of Patent: January 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Youngdeok Seo, Jinyoung Kim, Sehwan Park, Ilhan Park
-
Patent number: 11868661Abstract: An apparatus having counters for sub-addresses in segments of row address to count activation commands applied to row addresses including the sub-addresses. The counters are configured to count activation commands applied to row addresses containing the sub-addresses in accessing rows of memory cells in a memory device; For example, in response to an activation command applied to a row address having first sub-addresses, counts stored in a portion of the counters corresponding to the first sub-addresses are increased for the count of the activation command. For each respective segment, counts stored in counters for sub-addresses in the respective segment are used to determine whether at least one of the sub-addresses has seen more activation commands than a threshold. An alert is generated for risk mitigation operations in response to each segment having at least one sub-address that has seen more activation commands than the threshold.Type: GrantFiled: May 17, 2022Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventor: Kai Wang
-
Patent number: 11861198Abstract: Techniques are provided for journal replay optimization. A distributed storage architecture can implement a journal within memory for logging write operations into log records. Latency of executing the write operations is improved because the write operations can be responded back to clients as complete once logged within the journal without having to store the data to higher latency disk storage. If there is a failure, then a replay process is performed to replay the write operations logged within the journal in order to bring a file system up-to-date. The time to complete the replay of the write operations is significantly reduced by caching metadata (e.g., indirect blocks, checksums, buftree identifiers, file block numbers, and consistency point counts) directly into log records. Replay can quickly access this metadata for replaying the write operations because the metadata does not need to be retrieved from the higher latency disk storage into memory.Type: GrantFiled: April 25, 2022Date of Patent: January 2, 2024Assignee: NetApp, Inc.Inventors: Kevin Daniel Varghese, Ananthan Subramanian, Asif Imtiyaz Pathan
-
Patent number: 11853610Abstract: A storage device for providing data storage services to a host includes persistent storage for storing a file and a controller. The controller obtains a write request from the host for the file, the write request comprises a command packet; perform processing of the command packet using a payload portion of the file; generate a response packet based on the processing of the command packet; and store the response packet in a response portion of the file in response to the write request.Type: GrantFiled: February 11, 2022Date of Patent: December 26, 2023Assignee: iodyne, LLCInventor: Michael W. Shapiro
-
Patent number: 11848043Abstract: A memory device includes memory cells connected to a first word-line, wherein the memory cells include a data region in which data is stored and a counting value backup region in which the number of times the first word-line is activated is backed up, a counting table for storing a first row address corresponding to the first word-line and a first counting value as a counting result of the number of times the first word-line is activated, and a comparator configured to compare the first counting value with a first backed-up counting value stored in the counting value backup region; and when the first counting value is greater than the first backed-up counting value, back up the first counting value in the counting value backup region, or when the first backed-up counting value is greater than the first counting value, overwrite the first backed-up counting value into the counting table.Type: GrantFiled: March 8, 2022Date of Patent: December 19, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Min You, Ho-Youn Kim, Won-Hyung Song, Hi Jung Kim