Patents Examined by Merant Guerrier
-
Patent number: 7392444Abstract: The present method generates a greater number of hot holes than those generated by normal write/erase operations, thereby making it possible to evaluate an operation of a non-volatile memory with respect to hot holes. The present method performs a write operation to the non-volatile memory at lower temperatures than normal temperatures at normal use or/and at a lower operation voltage than a normal operation voltage at normal use, so as to generate a greater number of hot holes than those generated by normal write/erase operations between floating gates and drains of the memory, and then evaluates the operation of the memory while exposing it to the normal operation temperatures. This method is applicable to reliability tests of non-volatile memories such as FLASH memories.Type: GrantFiled: July 27, 2004Date of Patent: June 24, 2008Assignee: Fujitsu LimitedInventor: Noriyuki Matsui
-
Patent number: 7376878Abstract: A signal correcting and compensating system including a signal transceiver, a personal computer, a signal database, and a signal correction component. A signal sent by a remote control may be subjected to a distortion causing nuisance before it is received by a transceiver, possibly preventing the signal from being identified. A signal correction component may correct and/or compensate for errors by evaluating the signal and determining a margin of error for identifying information within the signal.Type: GrantFiled: December 1, 2005Date of Patent: May 20, 2008Assignee: Microsoft CorporationInventors: Robert A. Kleewein, David R. Fulmer, Michelle V. Niethammer
-
Patent number: 7334171Abstract: A test pattern generating apparatus comprises a circuit data read in section 11 that divides circuit data into a plurality of functional blocks, a correspondence setting up table preparing section 12 that sorts the plurality of functional blocks into test pattern generating object blocks and test pattern copying object blocks that are configurationally identical with the test pattern generating object blocks and sets up correspondence of the test pattern generating object blocks to the test pattern copying object blocks, a test pattern generating section 13 that generates a test pattern of each of the test pattern generating object blocks and a test pattern copying section 14 that copies the test pattern of each of the test pattern copying object blocks and uses it as test pattern of the test pattern copying object block.Type: GrantFiled: February 18, 2005Date of Patent: February 19, 2008Assignee: Fujitsu LimitedInventor: Akira Kanuma
-
Patent number: 7308627Abstract: A test vehicle a system and method for evaluating an interconnect module manufacturing process while dynamically testing performance with high-speed operational frequencies is disclosed. The test vehicle incorporates a self-timed or gated speed circuit that can detect subtle resistive faults and also show the exact location in the array where the speed fault occurred based on test program data logs from scan flip flops. One embodiment incorporates a gated clock in the gated speed circuit producing gated data that delivers greater statistical properties with respect to Integrated Circuit Direct Drain Quiescent Current (IDDQ) testing.Type: GrantFiled: July 27, 2004Date of Patent: December 11, 2007Assignee: LSI CorporationInventors: Richard Schultz, Derryl Allman, Jan Fure
-
Patent number: 7305599Abstract: Testing signal propagation delay of a shift register circuit is described. A ring oscillator has a first sequential element, a second sequential element, and a shift register circuit. The shift register circuit is coupled in series between the first sequential element and the second sequential element. The shift register circuit includes the at least one shift register and combinational logic coupled to the at least one shift register. The at least one shift register is configured to store a test data pattern of alternating logic ones and zeros. The combinational logic is coupled to receive a data signal from the first sequential element of the ring oscillator and coupled to receive a shift output signal from the at least one shift register. The combinational logic is configured to provide an exclusive logic function.Type: GrantFiled: June 22, 2005Date of Patent: December 4, 2007Assignee: Xilinx, Inc.Inventors: Richard D. J. Duce, Himanshu J. Verma
-
Patent number: 7278076Abstract: In one embodiment, an apparatus is provided with a system circuit, a scanout circuit and an error detecting circuit. The system circuit is adapted to generate a first output signal in response to a data input signal and a system clock signal. The scanout circuit is adapted to generate a second output signal in response the data input signal and the system clock signal. The error detecting circuit, coupled to the system circuit and the scanout circuit, is adapted to generate an error signal in response to a relative condition between the first output signal and the second output signal.Type: GrantFiled: February 4, 2005Date of Patent: October 2, 2007Assignee: Intel CorporationInventors: Ming Zhang, Subhasish Mitra, Tak M. Mak, Victor Zia
-
Patent number: 7257755Abstract: A driver IC including: a plurality of output pads; and a plurality of signal switch circuits, each of the signal circuits being provided on one of signal paths respectively connected to the output pads, wherein each of the signal switch circuits switches between a first state (or a use state) in which a signal from an upstream side of the signal path is allowed to pass through the signal switch circuit and a second state (or an inspection state) in which a level pattern of signals from the output pads is fixed to an inspection level pattern, according to a control signal.Type: GrantFiled: December 21, 2004Date of Patent: August 14, 2007Assignee: Seiko Epson CorporationInventor: Yusuke Ota
-
Patent number: 7254762Abstract: A semiconductor integrated circuit includes: a logic circuit to be tested; a memory connected the logic circuit to be tested; a BIST circuit for testing the memory; and a bypass circuit connected between the memory and the logic circuit and between the memory and the BIST circuit, the bypass circuit has a parallel test path for testing the logic circuit and the memory in parallel, and a signal line test path for testing non-tested signal lines in the parallel test path, and the bypass circuit selectively switches the parallel test path and the signal line test path.Type: GrantFiled: July 19, 2004Date of Patent: August 7, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Kenichi Anzou, Chikako Tokunaga