Patents Examined by Nga Doan
-
Patent number: 9111816Abstract: A multi-layer pillar is provided. The multi-layer pillar is used as an interconnect between a chip and substrate. The pillar has at least one low strength, high ductility deformation region configured to absorb force imposed during chip assembly and thermal excursions.Type: GrantFiled: March 27, 2012Date of Patent: August 18, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Virendra R. Jadhav, Krystyna W. Semkow, Kamalesh K. Srivastava, Brian R. Sundlof
-
Patent number: 9093305Abstract: A semiconductor device includes a first planar semiconductor (e.g., silicon) layer, first and second pillar-shaped semiconductor (e.g., silicon) layers, a first gate insulating film, a first gate electrode, a second gate insulating film, a second gate electrode, a first gate line connected to the first and second gate electrodes, a first n-type diffusion layer, a second n-type diffusion layer, a first p-type diffusion layer, and a second p-type diffusion layer. A center line extending along the first gate line is offset by a first predetermined amount from a line connecting a center of the first pillar-shaped semiconductor layer and a center of the second pillar-shaped semiconductor layer.Type: GrantFiled: December 6, 2013Date of Patent: July 28, 2015Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada, Hiroki Nakamura
-
Patent number: 9093641Abstract: Some embodiments include methods of forming memory cells. Chalcogenide is formed over a plurality of bottom electrodes, and top electrode material is formed over the chalcogenide. Sacrificial material is formed over the top electrode material. A plurality of memory cell structures is formed by etching through the sacrificial material, top electrode material and chalcogenide. Each of the memory cell structures has a cap of the sacrificial material thereover. The etching forms polymeric residue over the sacrificial material caps, and damages chalcogenide along sidewalls of the structures. The sacrificial material is removed with an HF-containing solution, and such removes the polymeric residue off of the memory cell structures. After the sacrificial material is removed, the sidewalls of the structures are treated with one or both of H2O2 and HNO3 to remove damaged chalcogenide from the sidewalls of the memory cell structures.Type: GrantFiled: February 7, 2013Date of Patent: July 28, 2015Assignee: Micron Technology, Inc.Inventors: Jun Liu, Jerome Imonigie
-
Patent number: 9087794Abstract: In a manufacturing method of a molded package, a lead frame including an island portion and a support portion is prepared. A circuit chip is mounted on the island portion, and the sensor chip is arranged such that a first end section having an electric connecting portion is adjacent to the circuit chip and a second end section having a sensing portion is supported by the support portion. The circuit chip and the electric connecting portion of the first end section is electrically connected through a connection member. The circuit chip, the island portion, the connection member and the first end section are sealed with a resin while maintaining the support state. After the sealing, the support portion is cut from the lead frame and separated from the second end section.Type: GrantFiled: June 29, 2012Date of Patent: July 21, 2015Assignee: DENSO CORPORATIONInventors: Masahiro Honda, Koutarou Andou, Shinpei Taga
-
Patent number: 9029218Abstract: Horizontal and vertical tunneling field-effect transistors (TFETs) having an abrupt junction between source and drain regions increases probability of direct tunneling of carriers (e.g., electrons and holes). The increased probability allows a higher achievable on current in TFETs having the abrupt junction. The abrupt junction may be formed by placement of a dielectric layer or a dielectric layer and a semiconductor layer in a current path between the source and drain regions. The dielectric layer may be a low permittivity oxide such as silicon oxide, lanthanum oxide, zirconium oxide, or aluminum oxide.Type: GrantFiled: April 4, 2013Date of Patent: May 12, 2015Assignee: Sematech, Inc.Inventors: Wei-Yip Loh, Brian Coss, Kanghoon Jeon
-
Patent number: 9012975Abstract: A field effect transistor (FET) and a manufacturing method thereof are provided. The FET includes a substrate, a fin bump, an insulating layer, a charge trapping structure and a gate structure. The fin bump is disposed on the substrate. The insulating layer is disposed on the substrate and located at two sides of the fin bump. The charge trapping structure is disposed on the insulating layer and located at at least one side of the fin bump. A cross-section of the charge trapping structure is L-shaped. The gate structure covers the fin bump and the charge trapping structure.Type: GrantFiled: June 14, 2012Date of Patent: April 21, 2015Assignee: United Microelectronics Corp.Inventors: Tong-Yu Chen, Chih-Jung Wang
-
Patent number: 8975705Abstract: A semiconductor device includes a first planar silicon layer, first and second pillar-shaped silicon layers, a first gate insulating film, a first gate electrode, a second gate insulating film, a second gate electrode, a first gate line connected to the first and second gate electrodes, a first n-type diffusion layer, a second n-type diffusion layer, a first p-type diffusion layer, and a second p-type diffusion layer. A center line extending along the first gate line is offset by a first predetermined amount from a line connecting a center of the first pillar-shaped silicon layer and a center of the second pillar-shaped silicon layer.Type: GrantFiled: May 14, 2013Date of Patent: March 10, 2015Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada, Hiroki Nakamura
-
Patent number: 8900954Abstract: A method that forms a structure implants a well implant into a substrate, patterns a mask on the substrate (to have at least one opening that exposes a channel region of the substrate) and forms a conformal dielectric layer on the mask and to line the opening. The conformal dielectric layer covers the channel region of the substrate. The method also forms a conformal gate metal layer on the conformal dielectric layer, implants a compensating implant through the conformal gate metal layer and the conformal dielectric layer into the channel region of the substrate, and forms a gate conductor on the conformal gate metal layer. Additionally, the method removes the mask to leave a gate stack on the substrate, forms sidewall spacers on the gate stack, and then forms source/drain regions in the substrate partially below the sidewall spacers.Type: GrantFiled: November 4, 2011Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: James W. Adkisson, Brent A. Anderson, Andres Bryant, Edward J. Nowak
-
Patent number: 8759133Abstract: A back panel for a flat panel display apparatus includes: a pixel electrode disposed on a substrate; a first gate electrode layer of a thin-film transistor (TFT) disposed on the substrate; a second gate electrode layer disposed on the first gate electrode layer and including a semiconductor material; a third gate electrode layer disposed on the second gate electrode layer and including a metal material; a first insulating layer disposed on the third gate electrode layer; an active layer disposed on the first insulating layer and including a transparent conductive oxide semiconductor; a second insulating layer disposed on the active layer; source and drain electrodes disposed connected to the active layer through the second insulating layer; and a third insulating layer covering the source and drain electrodes. The first gate electrode layer and the pixel electrode include a transparent conductive oxide.Type: GrantFiled: October 15, 2013Date of Patent: June 24, 2014Assignee: Samsung Display Co., Ltd.Inventors: Sang-Ii Park, Chaun-Gi Choi, Tae-Kyung Ahn
-
Patent number: 8749024Abstract: An integrated circuit containing a stacked bipolar transistor which includes two bipolar transistors connected in series is disclosed. Each bipolar transistor includes a breakdown inducing feature. The breakdown inducing features have reflection symmetry with respect to each other. A process for forming an integrated circuit containing a stacked bipolar transistor which includes two bipolar transistors connected in series, with breakdown inducing features having reflection symmetry, is also disclosed.Type: GrantFiled: November 6, 2013Date of Patent: June 10, 2014Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Marie Denison, Yongxi Zhang
-
Patent number: 8735222Abstract: In regard to a semiconductor device having a multilayered wiring board where a semiconductor chip is embedded inside, a technology which allows the multilayered wiring board to be made thinner is provided. A feature of the present invention is that, in a semiconductor device where bump electrodes are formed over a main surface (element forming surface) of a semiconductor chip embedded in a chip-embedded wiring board, an insulating film is formed over a back surface (a surface on the side opposite to the main surface) of the semiconductor chip. As a result, it becomes unnecessary to form a prepreg over the back surface of the semiconductor chip. Therefore, an effect of thinning the chip-embedded wiring board in which the semiconductor chip is embedded is obtained.Type: GrantFiled: November 6, 2012Date of Patent: May 27, 2014Assignee: Renesas Electronics CorporationInventors: Masakatsu Goto, Minoru Enomoto
-
Patent number: 8716101Abstract: A structure for reducing electromigration cracking and extrusion effects in semiconductor devices includes a first metal line formed in a first dielectric layer; a cap layer formed over the first metal line and first dielectric layer; a second dielectric layer formed over the cap layer; and a void formed in the second dielectric layer, stopping on the cap layer, wherein the void is located in a manner so as to isolate structural damage due to electromigration effects of the first metal line, the effects including one or more of extrusions of metal material from the first metal line and cracks from delamination of the cap layer with respect to the first dielectric layer.Type: GrantFiled: June 22, 2012Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Kaushik Chandra, Ronald G. Filippi, Wai-Kin Li, Ping-Chuan Wang, Chih-Chao Yang
-
Patent number: 8716718Abstract: An epitaxial SiC single crystal substrate including a SiC single crystal wafer whose main surface is a c-plane or a surface that inclines a c-plane with an angle of inclination that is more than 0 degree but less than 10 degrees, and SiC epitaxial film that is formed on the main surface of the SiC single crystal wafer, wherein the dislocation array density of threading edge dislocation arrays that are formed in the SiC epitaxial film is 10 arrays/cm2 or less.Type: GrantFiled: September 14, 2012Date of Patent: May 6, 2014Assignees: Showa Denko K.K., National Institute of Advanced Industrial Science and Technology, Central Research Institute of Electric Power IndustryInventors: Kenji Momose, Michiya Odawara, Keiichi Matsuzawa, Hajime Okumura, Kazutoshi Kojima, Yuuki Ishida, Hidekazu Tsuchida, Isaho Kamata
-
Patent number: 8710637Abstract: To suppress a short circuit between neighboring wires which is caused when the loop of a wire is formed into multiple stages in a semiconductor device in which a wiring board and one semiconductor chip mounted over a main surface thereof are electrically coupled with the wire. In a semiconductor device in which a chip is mounted on an upper surface of a wiring board and a bonding lead of the wiring board and a bonding pad of the chip are electrically coupled with wires, a short circuit between the neighboring wires is suppressed by making larger the diameter of the longest wire arranged in a position closest to a corner part of the chip than the diameter of the other wires.Type: GrantFiled: July 11, 2013Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Yukinori Tashiro, Yoshinori Miyaki
-
Patent number: 8710626Abstract: Provided is a semiconductor capacitor including: a capacitor device forming region having a trapezoidal trench which is formed on a surface of a first conductivity type semiconductor substrate; a second conductivity type lower electrode layer provided along the trapezoidal trenches of the capacitor device forming region; a capacitor insulating film formed at least on a surface of the second conductivity type lower electrode layer; and a second conductivity type upper electrode formed on a surface of the capacitor insulating film.Type: GrantFiled: July 18, 2012Date of Patent: April 29, 2014Assignee: Seiko Instruments Inc.Inventors: Ayako Inoue, Naoto Saitoh
-
Patent number: 8704366Abstract: A semiconductor device includes a wafer and a dicing saw tape that is laminated to a back surface of the wafer. An active surface of the wafer is opposite the back surface of the wafer. The semiconductor device further includes a lamination tape disposed in contact with the wafer. The lamination tape includes an under-film layer contacting the active surface of the wafer. The lamination tape further includes an adhesive layer contacting the under-film layer.Type: GrantFiled: October 25, 2010Date of Patent: April 22, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Junghoon Shin, Sangho Lee, Sungyoon Lee
-
Patent number: 8686395Abstract: A bond type flip-chip light-emitting structure and method of manufacturing the same. Firstly, form a positive electrode and a negative electrode on an epitaxy layer. Next, deposit an insulation layer on parts of the positive electrode and negative electrode, to expose respectively a positive electrode via hole and a negative electrode via hole. Then, form a bonded metal layer on the insulation layer, the positive electrode via hole, and the negative electrode via hole, so that the positive electrode and the negative electrode are on a same plane by means of the bonded metal layer. Finally, on a substrate, bond the first metal layer and the second metal layer onto the corresponding first bonded metal unit and the second bonded metal unit of the bonded metal layer, to form into shape, thus realizing a bond type flip-chip light-emitting structure.Type: GrantFiled: February 25, 2013Date of Patent: April 1, 2014Assignee: Chang Gung UniversityInventors: Liann-Be Chang, Chen Xu, Kun Xu, Yunyun Zhang, How-Wen Chien
-
Patent number: 8674485Abstract: In one embodiment, a semiconductor package includes a generally planar die paddle or die pad that defines multiple peripheral edge segments, and includes one or more tie bars protruding therefrom. In addition, the semiconductor package includes a plurality of leads, portions of which protrude from respective side surfaces of a package body of the semiconductor package. Connected to the top surface of the die pad is at least one semiconductor die which is electrically connected to at least some of the leads. At least portions of the die pad, the leads, and the semiconductor die are encapsulated by the package body. The one or more tie bars and the plurality of leads include downsets that are sized and oriented relative to each other to facilitate enhanced manufacturing.Type: GrantFiled: December 8, 2010Date of Patent: March 18, 2014Assignee: Amkor Technology, Inc.Inventors: Gi Jeong Kim, Jae Yoon Kim, Kyu Won Lee
-
Thin film transistor, method of manufacturing the same and flat panel display device having the same
Patent number: 8659016Abstract: A thin film transistor (TFT) using an oxide semiconductor as an active layer, a method of manufacturing the TFT, and a flat panel display device having the TFT include source and drain electrodes formed on a substrate; an active layer formed of an oxide semiconductor disposed on the source and drain electrodes; a gate electrode; and an interfacial stability layer formed on at least one of top and bottom surfaces of the active layer. In the TFT, the interfacial stability layer is formed of an oxide having a band gap of 3.0 to 8.0 eV. Since the interfacial stability layer has the same characteristics as a gate insulating layer and a passivation layer, chemically high interface stability is maintained. Since the interfacial stability layer has a band gap equal to or greater than that of the active layer, charge trapping is physically prevented.Type: GrantFiled: May 8, 2013Date of Patent: February 25, 2014Assignee: Samsung Display Co., Ltd.Inventors: Min-Kyu Kim, Jong-Han Jeong, Tae-Kyung Ahn, Jae-Kyeong Jeong, Yeon-Gon Mo, Jin-Seong Park, Hyun-Joong Chung, Kwang-Suk Kim, Hui-Won Yang -
Patent number: 8658466Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.Type: GrantFiled: June 18, 2012Date of Patent: February 25, 2014Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Chih-Hsien Ni, Lung-Hua Ho, Chaun-Yu Wu, Kung-An Lin