Patents Examined by Niki H Nguyen
-
Patent number: 12046653Abstract: An integrated circuit includes: a memory cell block including a plurality of bitcells; and an input and output (I/O) block including a plurality of gate-all-around (GAA) transistors connected to the bitcells, wherein the I/O block includes a plurality of active regions disposed separately from one another in a first direction, each of which extends in a second direction that is vertical to the first direction, and in which the GAA transistors are formed, a plurality of power rails disposed separately from one another in the first direction, and configured to provide power to the GAA transistors, and a plurality of signal lines disposed between the power rails, and configured to provide signals to the GAA transistors, a first number of bitcells among the bitcells are connected to the GAA transistors formed in a second number of active regions among the active regions, and the second number is twice the first number.Type: GrantFiled: October 14, 2021Date of Patent: July 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bonyeop Kim, Taehyung Kim, Sangshin Han, Sangyeop Baeck
-
Patent number: 12040325Abstract: A device includes a first and a second stacks of channel layers each extending from a first height to a second height. A first dielectric feature on a first side of the first stack and between the first and the second stacks extends from a third height to a fourth height. A second dielectric feature on a second side of the first stack opposite to the first side extends from the third height to a fifth height. A gate electrode extends continuously across a top surface of the first and the second stacks and extends to a sixth height. The fifth height is above the sixth height, the sixth height is above the second height, the second height is above the fourth height, the fourth height is above the first height, and the first height is above the third height.Type: GrantFiled: August 31, 2021Date of Patent: July 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Hao Pao, Chih-Hsuan Chen, Chih-Chuan Yang, Shih-Hao Lin
-
Patent number: 12035471Abstract: A circuit structure including a pad assembly, a bonding pad assembly, and a bonding assembly is provided. The pad assembly includes a first pad, a second pad, and a third pad which are separated from one another. The bonding pad assembly is located on one side of the pad assembly and includes a first bonding pad. The bonding assembly includes a first bonding wire, a second bonding wire, and a plurality of bonding members. The first bonding wire is connected to the first bonding pad and the first pad. The second bonding wire is connected to the first bonding pad and the third pad. The bonding members are connected among the first pad, the second pad, and the third pad. The circuit structure provided here may have an improved wire bonding efficiency and an increased distribution density of bonding points, and the number of bonding wires may be reduced.Type: GrantFiled: October 12, 2021Date of Patent: July 9, 2024Assignee: GUANGZHOU LUXVISIONS INNOVATION TECHNOLOGY LIMITEDInventors: Andu Zhou, Bingfeng Luo
-
Patent number: 12035644Abstract: A device for quantum information processing is disclosed herein. According to examples, the device comprises a first plurality of confinement regions for confining spinful charge carriers for use as data qudits. The device further comprises a second plurality of confinement regions for confining spinful charge carriers for use as ancillary qudits, each confinement region of the second plurality of confinement regions couplable to measurement apparatus for measuring an ancillary qudit. The device further comprises a third plurality of confinement regions for confining spinful charge carriers, each confinement region of the third plurality of confinement regions situated between a first confinement region of the first plurality of confinement regions and a second confinement region of the second plurality of confinement regions and for use in mediating interactions between a data qudit of the first confinement region and an ancillary qudit of the second confinement region.Type: GrantFiled: March 10, 2020Date of Patent: July 9, 2024Assignee: QUANTUM MOTION TECHNOLOGIES LIMITEDInventors: John Morton, Michael Fogarty, Simon Schaal, Sofia Patomaki
-
Patent number: 12027438Abstract: A semiconductor device including a board having a ground electrode and resin layers and a semiconductor chip mounted on the board, includes: a core embedded inside the board such that a front surface thereof is exposed on the front surface side of the board; a filled via provided so as to penetrate the resin layer disposed between the core and the ground electrode, of the resin layers, and electrically connecting a back surface of the core and the ground electrode; a joining material including a lid provided on the board so as to cover the semiconductor chip, having an exposed front surface, and having a high thermal conductivity and sintered silver joining a back surface of the lid and the front surface of the core; and a mold resin transfer-molded on an entirety of the front surface of the board and provided so as to surround the lid.Type: GrantFiled: March 20, 2019Date of Patent: July 2, 2024Assignee: Mitsubishi Electric CorporationInventor: Daisuke Nakaya
-
Patent number: 12029024Abstract: A semiconductor memory device includes an active pattern on a substrate, the active pattern including a source/drain pattern in an upper portion thereof, a gate electrode on the active pattern and extended in a first direction, the gate electrode and the source/drain pattern adjacent to each other in a second direction that crosses the first direction, and a shared contact coupled to the source/drain pattern and the gate electrode to electrically connect the source/drain pattern and the gate electrode. The shared contact includes active and gate contacts, which are electrically connected to the source/drain pattern and the gate electrode, respectively. The gate contact includes a body portion coupled to the gate electrode and a protruding portion, which protrudes from the body portion in the second direction and extends into and buried in the active contact.Type: GrantFiled: November 30, 2021Date of Patent: July 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Deokhan Bae, Juhun Park, Yuri Lee, Yoonyoung Jung, Sooyeon Hong
-
Patent number: 12002857Abstract: A high electron mobility transistor includes a substrate, a compound semiconductor stacked layer, a cap layer, a gate electrode, a source electrode, a drain electrode, and a buried electrode and/or a conductive structure. The substrate has an active area. The cap layer is disposed on the compound semiconductor stacked layer. The gate electrode is disposed on the cap layer and extends along a first direction. The source electrode and the drain electrode are disposed on the compound semiconductor stacked layer, respectively on two sides of the gate electrode, and arranged along a second direction, where the first direction is perpendicular to the second direction. The conductive structure and/or the buried electrode passes through the compound semiconductor stacked layer and surrounds or lies in the active area, where the conductive structure and/or the buried electrode has a constant electric potential or is grounded.Type: GrantFiled: November 30, 2021Date of Patent: June 4, 2024Assignee: Vanguard International Semiconductor CorporationInventors: Shin-Cheng Lin, Chia-Ching Huang
-
Patent number: 11996398Abstract: A semiconductor package includes a package substrate, a logic chip stacked on the package substrate and including at least one logic element, and a stack structure. The stack structure includes an integrated voltage regulator (IVR) chip including a voltage regulating circuit that regulates a voltage of the at least one logic element, and a passive element chip stacked on the IVR chip and including an inductor.Type: GrantFiled: October 21, 2022Date of Patent: May 28, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eunseok Song, Kyungsuk Oh, Seho You
-
Patent number: 11990335Abstract: A process for fabricating a single-crystal semiconductor material of group 13 nitride, in particular GaN, including the steps of: deposition of at least one single-crystal layer by three-dimensional epitaxial growth on a starting substrate, the layer including areas resulting from the growth of basal facets, and areas resulting from the growth of facets of different orientations, called non-basal facets; supply of an n-dopant gas including a first chemical element selected from the chemical elements of group 16 of the periodic table, and at least one second chemical element selected from the chemical elements of group 14 of the periodic table, such that the concentration of the second element in the areas resulting from the growth of the basal facets is higher than 1.0×1017/cm3, and the concentration of the first element in the areas resulting from the growth of the non-basal facets is lower than 2.0×1018/cm3.Type: GrantFiled: December 18, 2019Date of Patent: May 21, 2024Assignee: IVWORKS CO., LTD.Inventors: Bernard Beaumont, Jean-Pierre Faurie, Vincent Gelly, Nabil Nahas, Florian Tendille
-
Patent number: 11978688Abstract: A semiconductor device is disclosed. The semiconductor device includes a via passivation layer disposed on an inactive surface of a substrate, a through-electrode vertically penetrating the substrate and the via passivation layer, a concave portion formed in the top surface of the via passivation layer and disposed adjacent to the through-electrode, and a via protective layer coplanar with the via passivation layer and the through-electrode and to fill the concave portion. In a horizontal cross-sectional view, the via protective layer has a band shape surrounding the through-electrode.Type: GrantFiled: October 16, 2022Date of Patent: May 7, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jumyong Park, Solji Song, Jinho An, Jeonggi Jin, Jinho Chun, Juil Choi
-
Patent number: 11967948Abstract: A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one exemplary embodiment, a circuit having at least one SOI MOSFET is configured to operate in an accumulated charge regime. An accumulated charge sink, operatively coupled to the body of the SOI MOSFET, eliminates, removes or otherwise controls accumulated charge when the FET is operated in the accumulated charge regime, thereby reducing the nonlinearity of the parasitic off-state source-to-drain capacitance of the SOI MOSFET. In RF switch circuits implemented with the improved SOI MOSFET devices, harmonic and intermodulation distortion is reduced by removing or otherwise controlling the accumulated charge when the SOI MOSFET operates in an accumulated charge regime.Type: GrantFiled: June 13, 2022Date of Patent: April 23, 2024Assignee: pSemi CorporationInventors: Christopher N. Brindle, Michael A Stuber, Dylan J. Kelly, Clint L. Kemerling, George Imthurn, Robert B. Welstand, Mark L. Burgener
-
Patent number: 11968868Abstract: A display panel and a display device are disclosed. The display panel includes a plurality of pixel island regions spaced apart from each other. A plurality of connection bridge regions connecting adjacent ones of the pixel island regions to each other. At least one of the connection bridge regions includes a first metal layer, a second metal layer, and a third metal layer disposed in a stacked arrangement, and each of the first metal layer, the second metal layer, and the third metal layer is patterned into at least one metal trace.Type: GrantFiled: December 31, 2020Date of Patent: April 23, 2024Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventors: Likun Cheng, Liang Sun, Shijuan Yi
-
Patent number: 11961776Abstract: A method of forming a semiconductor device is provided. The method includes providing a connector structure configured for carrying a signal and providing a semiconductor die. At least a portion of the connector structure and the semiconductor die are encapsulated with an encapsulant. The semiconductor die is interconnected with the connector structure by way of a conductive trace.Type: GrantFiled: November 30, 2021Date of Patent: April 16, 2024Assignee: NXP USA, INC.Inventors: Michael B. Vincent, Scott M. Hayes
-
Patent number: 11961775Abstract: In one example, a semiconductor device can comprise a substrate, a device stack, first and second internal interconnects, and an encapsulant. The substrate can comprise a first and second substrate sides opposite each other, a substrate outer sidewall between the first substrate side and the second substrate side, and a substrate inner sidewall defining a cavity between the first substrate side and the second substrate side. The device stack can be in the cavity and can comprise a first electronic device, and a second electronic device stacked on the first electronic device. The first internal interconnect can be coupled to the substrate and the device stack. The encapsulant can cover the substrate inner sidewall and the device stack and can fill the cavity. Other examples and related methods are disclosed herein.Type: GrantFiled: November 8, 2022Date of Patent: April 16, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Gyu Wan Han, Won Bae Bang, Ju Hyung Lee, Min Hwa Chang, Dong Joo Park, Jin Young Khim, Jae Yun Kim, Se Hwan Hong, Seung Jae Yu, Shaun Bowers, Gi Tae Lim, Byoung Woo Cho, Myung Jea Choi, Seul Bee Lee, Sang Goo Kang, Kyung Rok Park
-
Patent number: 11961825Abstract: Disclosed is a microelectronic device assembly comprising a substrate having conductors exposed on a surface thereof. Two or more stacks of microelectronic devices are located on the substrate, and microelectronic devices of the stacks are connected to vertical conductive paths external to the stacks and extending to the substrate and to lateral conductive paths extending between the stacks. Methods of fabrication are also disclosed.Type: GrantFiled: June 7, 2022Date of Patent: April 16, 2024Assignee: Micron Technology, Inc.Inventors: Aparna U. Limaye, Dong Soon Lim, Randon K. Richards, Owen R. Fay
-
Patent number: 11955526Abstract: An apparatus comprising a substrate and a thin gate oxide nanosheet device located on the substrate, having a first plurality of nanosheet layers, wherein each of the first plurality of nanosheet layers has a first thickness located at the center of the nanosheet. A thick gate oxide nanosheet device located on the substrate, having a second plurality of nanosheet layers, wherein each of the second plurality of nanosheet layers has a second thickness and wherein the first thickness is less than the second thickness.Type: GrantFiled: June 15, 2021Date of Patent: April 9, 2024Assignee: International Business Machines CorporationInventors: Ruilong Xie, Kangguo Cheng, Julien Frougier, Chanro Park, Veeraraghavan S. Basker
-
Patent number: 11955444Abstract: Some implementations described herein provide a semiconductor structure. The semiconductor structure includes a first conductive structure disposed within a first layer of the semiconductor structure. The semiconductor structure includes a dielectric structure disposed within a second layer of the semiconductor structure, with the second layer being disposed on the first layer. The semiconductor structure includes a second conductive structure disposed within a recessed portion of the dielectric structure that extends to the first conductive structure, with the second conductive structure having a concave recessed portion on a top surface of the second conductive structure. The semiconductor structure includes multiple layers of conductive material disposed within the concave recessed portion of the second conductive structure.Type: GrantFiled: October 13, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Manikandan Arumugam, Tsung-Yi Yang, Chien-Chih Chen, Mu-Han Cheng, Kuo-Hsien Cheng
-
Patent number: 11952372Abstract: Provided is a tribenzazole amine derivative represented by Formula 1 that effectively absorbs high energy UV light from an external light source to minimize damage to organic materials present in an organic electroluminescent device, contributing to a substantial improvement in the lifetime of the organic electroluminescent device. Also provided is an organic electroluminescent device using the tribenzazole amine derivative. The organic electroluminescent device includes a first electrode, a second electrode, and an organic layer arranged between the first and second electrodes. The organic layer includes the tribenzazole amine derivative.Type: GrantFiled: August 30, 2019Date of Patent: April 9, 2024Assignee: LAPTO CO., LTD.Inventors: Moon-ki Seok, Byung-soo Go, Chul-soo Lim, Hyun-a Kim, Kyou-sic Kim, Yong-pil Park, Kap-jong Han, Eu-gene Oh
-
Patent number: 11950500Abstract: The present disclosure relates to an organic light emitting diode that includes at least one emitting material layer including an anthracene-based host and a boron-based dopant, at least one electron blocking layer including an amine-based compound substituted with at least one polycyclic aryl group, and optionally at least one hole blocking layer including an azine-based compound or a benzimidazole-based compound. The organic light emitting diode has enhanced luminous efficiency as well as excellent luminous lifetime.Type: GrantFiled: December 21, 2019Date of Patent: April 2, 2024Assignee: LG DISPLAY CO., LTD.Inventors: Seung Hee Yoon, In Bum Song, Jin Ho Park, Dong Hyeok Lim
-
Patent number: 11950431Abstract: A magnetic tunnel junction (MTJ) device includes two magnetic tunnel junction elements and a magnetic shielding layer. The two magnetic tunnel junction elements are arranged side by side. The magnetic shielding layer is disposed between the magnetic tunnel junction elements. A method of forming said magnetic tunnel junction (MTJ) device includes the following steps. An interlayer including a magnetic shielding layer is formed. The interlayer is etched to form recesses in the interlayer. The magnetic tunnel junction elements fill in the recesses. Or, a method of forming said magnetic tunnel junction (MTJ) device includes the following steps. A magnetic tunnel junction layer is formed. The magnetic tunnel junction layer is patterned to form magnetic tunnel junction elements. An interlayer including a magnetic shielding layer is formed between the magnetic tunnel junction elements.Type: GrantFiled: December 2, 2022Date of Patent: April 2, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei Chen, Hui-Lin Wang, Yu-Ru Yang, Chin-Fu Lin, Yi-Syun Chou, Chun-Yao Yang