Patents Examined by Quinton A Brasfield
-
Patent number: 11973109Abstract: A semiconductor device is provided. The semiconductor device comprising a first fin pattern and a second fin pattern which are separated by a first isolation trench and extend in a first direction, a third fin pattern which is spaced apart from the first fin pattern in a second direction intersecting the first direction and extends in the first direction, a fourth fin pattern which is separated from the third fin pattern by a second isolation trench, a first gate structure which intersects the first fin pattern and has a portion extending along an upper surface of the first fin pattern, a second gate structure which intersects the second fin pattern and has a portion extending along an upper surface of the second fin pattern and a first element isolation structure which fills the second isolation trench and faces a short side of the first gate structure.Type: GrantFiled: November 15, 2021Date of Patent: April 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Hun Kim, Jae Seok Yang, Hae Wang Lee
-
Patent number: 11955510Abstract: A capacitor structure includes at least one first layer and at least one second layer that are alternately stacked. The at least one first layer includes first electrodes and second electrodes alternately arranged in a first direction, and the at least one second layer includes third electrodes and fourth electrodes alternately arranged in a second direction intersecting the first direction, the third electrodes and the fourth electrodes being electrically connected to the first electrodes and the second electrodes. Each of the first electrodes and the second electrodes includes a base portion and branch portions protruding from the base portion, and the third electrodes and the fourth electrodes are arranged side by side to correspond to the branch portions.Type: GrantFiled: February 14, 2022Date of Patent: April 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeokki Hong, Cheheung Kim, Sungchan Kang, Yongseop Yoon, Choongho Rhee
-
Patent number: 11937440Abstract: The present invention may provide an organic electroluminescent device which exhibits low driving voltage as well as high efficiency by including an electron transporting layer material having an improved electron transporting ability.Type: GrantFiled: July 5, 2018Date of Patent: March 19, 2024Assignee: SOLUS ADVANCED MATERIALS CO., LTD.Inventors: Song Ie Han, Min Sik Eum, Jae Yi Sim, Yong Hwan Lee, Woo Jae Park, Tae Hyung Kim
-
Patent number: 11930716Abstract: A ferromagnetic layer is capped with a metallic oxide (or nitride) layer that provides a perpendicular-to-plane magnetic anisotropy to the layer. The surface of the ferromagnetic layer is treated with a plasma to prevent diffusion of oxygen (or nitrogen) into the layer interior. An exemplary metallic oxide layer is formed as a layer of metallic Mg that is plasma treated to reduce its grain size and enhance the diffusivity of oxygen into its interior. Then the plasma treated Mg layer is naturally oxidized and, optionally, is again plasma treated to reduce its thickness and remove the oxygen rich upper surface.Type: GrantFiled: June 7, 2021Date of Patent: March 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Guenole Jan, Ru-Ying Tong
-
Patent number: 11916141Abstract: A method for fabricating a shield gate MOSFET includes forming an epitaxial layer having a first conductivity type, forming a plurality of trenches in the epitaxial layer, forming a first and a second doped regions in the epitaxial layer at a bottom of each of the trenches, wherein the first doped region has a second conductivity type, and the second doped region has the first conductivity type. An insulating layer and a conductive layer as a shield gate are orderly formed in each of the trenches, and a portion of the conductive layer and the insulating layer are removed to expose a portion of the epitaxial layer in the trenches. An inter-gate oxide layer and a gate oxide layer are formed in the trenches, and a control gate is formed on the inter-gate oxide layer in the plurality of trenches.Type: GrantFiled: October 20, 2021Date of Patent: February 27, 2024Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Hung-I Su, Chang-Chin Ho, Yong-Kang Jiang
-
Patent number: 11901608Abstract: A chip-package-antenna integrated structure based on an SIW multi-feed network. A plurality of output terminals of the chip are connected to the SIW multi-feed network through the impedance matching network, to achieve the impedance matching between the chip and the SIW multi-feed network. The output terminal of the SIW multi-feed network is directly connected to the antenna terminals, and two or more input signals experience power combining in the substrate integrated waveguide are combined for power combining. Then the combined millimeter-wave signal is radiated by the antenna, finally realizing the power combining in the chip-package-antenna integrated structure. At the same time, the SIW multi-feed network is composed of a SIW structure, in which a plurality of via holes are arranged spaced apart to form a cavity structure.Type: GrantFiled: March 19, 2021Date of Patent: February 13, 2024Assignee: 38TH RESEARCH INSTITUTE, CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Chuanming Zhu, Zongming Duan, Yuefei Dai
-
Patent number: 11889754Abstract: The present disclosure provides an organic compound of the following formula and an organic light emitting diode and an OLED device including the same.Type: GrantFiled: August 4, 2020Date of Patent: January 30, 2024Assignees: LG DISPLAY CO., LTD, P & HTECHInventors: Ji-Cheol Shin, Seon-Keun Yoo, Jeong-Dae Seo, Sang-Beom Kim, Hee-Jun Park, Seo-Yong Hyun, Seok-Keun Yoon
-
Patent number: 11889695Abstract: A device comprises an array of elevationally-extending transistors and a circuit structure adjacent and electrically coupled to the elevationally-extending transistors of the array. The circuit structure comprises a stair step structure comprising vertically-alternating tiers comprising conductive steps that are at least partially elevationally separated from one another by insulative material. Operative conductive vias individually extend elevationally through one of the conductive steps at least to a bottom of the vertically-alternating tiers and individually electrically couple to an electronic component below the vertically-alternating tiers. Dummy structures individually extend elevationally through one of the conductive steps at least to the bottom of the vertically-alternating tiers. Methods are also disclosed.Type: GrantFiled: October 18, 2021Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Tessariol, Justin B. Dorhout, Indra V. Chary, Jun Fang, Matthew Park, Zhiqiang Xie, Scott D. Stull, Daniel Osterberg, Jason Reece, Jian Li
-
Patent number: 11871660Abstract: A compound is represented by Formula 1. An organic light-emitting device includes: a first electrode; a second electrode facing the first electrode; and an organic layer between the first electrode and the second electrode and including an emission layer, wherein the organic layer includes the compound represented by Formula 1. The compound represented by Formula 1 suppresses or reduces the generation of dark spots by chelating metal that migrates from an electrode.Type: GrantFiled: February 14, 2020Date of Patent: January 9, 2024Assignee: Samsung Display Co., Ltd.Inventors: Hyejeong Park, Daehyeon Kim, Myeongsuk Kim, Jimyoung Ye, Juwon Lee
-
Patent number: 11862687Abstract: A nitride semiconductor device is provided, comprising: a first nitride semiconductor layer of a first conductivity-type; a second nitride semiconductor layer of a second conductivity-type provided above the first nitride semiconductor layer; a junction region of a first conductivity-type which is provided to extend in a direction from a front surface of the second nitride semiconductor layer to the first nitride semiconductor layer and has a doping concentration NJFET equal to or higher than that of the first nitride semiconductor layer; and a source region of a first conductivity-type which is provided more shallowly than the junction region and has a doping concentration equal to or higher than the doping concentration NJFET, wherein a dopant of the source region is an element with an atomic weight larger than that of a dopant in the junction region.Type: GrantFiled: August 24, 2020Date of Patent: January 2, 2024Assignee: FUJI ELECTRIC CO., LTD.Inventors: Ryo Tanaka, Shinya Takashima, Hideaki Matsuyama, Katsunori Ueno, Masaharu Edo
-
Patent number: 11855134Abstract: A semiconductor device includes, as a semiconductor region in which semiconductor layers are formed, an active region through which current flows and an edge termination structure region outside the active region and in which an edge termination structure is formed. The semiconductor device includes as the semiconductor layers: a drift layer of a first conductivity type and a base layer of a second conductivity type, in contact with the edge termination region; and includes an interlayer insulating film provided on the semiconductor region, on a side thereof where the base layer is formed. The edge termination region has a first semiconductor layer of the second conductivity type, continuous from the base layer and having an outer peripheral end not in contact with the interlayer insulating film, and a second semiconductor layer of the first conductivity type, in contact with the first semiconductor layer and forming a first PN junction therewith.Type: GrantFiled: September 30, 2020Date of Patent: December 26, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventors: Yusuke Kobayashi, Yasuhiko Oonishi, Masanobu Iwaya
-
Patent number: 11854967Abstract: Semiconductor packages are provided. One of the semiconductor packages includes an integrated circuit, a die, an encapsulant and an inductor. The die is bonded to the integrated circuit. The encapsulant encapsulates the die over the integrated circuit. The inductor includes a plurality of first conductive patterns and a plurality of second conductive patterns. The first conductive patterns penetrate through the encapsulant. The second conductive patterns are disposed over opposite surfaces of the encapsulant. The first conductive patterns and the second conductive patterns are electrically connected to one another to form a spiral structure having two ends.Type: GrantFiled: May 17, 2020Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jie Chen, Hsien-Wei Chen, Ming-Fa Chen
-
Patent number: 11849634Abstract: The present disclosure relates to compounds of Formula (I)-(V) as compounds capable of emitting delayed fluorescence and uses of these compounds in organic light-emitting diodes.Type: GrantFiled: August 31, 2018Date of Patent: December 19, 2023Assignee: KYULUX, INC.Inventors: Jorge Aguilera-Iparraguirre, Rafael Gomez-Bombarelli, Timothy D Hirzel, Yoshitake Suzuki, Yu Seok Yang, Shuo-Hsien Cheng, Naoto Notsuka, Hayato Kakizoe, Ayataka Endo, Keiro Nasu, Minki Hong
-
Patent number: 11837457Abstract: RF transistor amplifiers an RF transistor amplifier die having a semiconductor layer structure, an interconnect structure having first and second opposing sides, wherein the first side of the interconnect structure is adjacent a surface of the RF transistor amplifier die such that the interconnect structure and the RF transistor amplifier die are in a stacked arrangement, and one or more circuit elements on the first and/or second side of the interconnect structure.Type: GrantFiled: September 11, 2020Date of Patent: December 5, 2023Assignee: Wolfspeed, Inc.Inventors: Basim Noori, Marvin Marbell, Scott Sheppard, Kwangmo Chris Lim, Alexander Komposch, Qianli Mu
-
Patent number: 11837553Abstract: A semiconductor package includes a first semiconductor chip; an encapsulant covering at least a portion of the first semiconductor chip; insulating layers provided on the encapsulant, each of the insulating layers being transparent or translucent; and wiring layers provided on the encapsulant, the wiring layers being partially covered by the insulating layers, wherein an outermost insulating layer of the insulating layers comprises a first region and a second region, a color of the first region is different from a color of the second region, the second region surrounds the first region, and at least one marking pattern comprising at least one step portion is provided in the first region of the outermost insulating layer.Type: GrantFiled: August 18, 2021Date of Patent: December 5, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Junghoon Kang
-
Patent number: 11817482Abstract: A semiconductor device includes a composite layer having a first and second opposing surfaces. The composite layer includes a mesa and a first insulating layer. The mesa has top and bottom surfaces and side faces. The side faces are embedded in the first insulating layer. The mesa includes a Group III nitride-based multilayer structure providing a Group III nitride based device having first and second electrodes arranged on the mesa top surface. First and second outer contacts are positioned on the second surface of the composite layer. A first conductive via extends through the first insulating layer and is electrically coupled to the first electrode on the mesa top surface and to the first outer contact. A second conductive via extends through the first insulating layer and is electrically coupled to the second electrode on the mesa top surface and to the second outer contact.Type: GrantFiled: August 20, 2020Date of Patent: November 14, 2023Assignee: Infineon Technologies AGInventors: Helmut Brech, Carsten Ahrens, Matthias Zigldrum
-
Patent number: 11798979Abstract: An integrated capacitor on a semiconductor surface on a substrate includes a capacitor dielectric layer including at least one silicon compound material layer on a bottom plate. The capacitor dielectric layer includes a pitted sloped dielectric sidewall. Each of the pits is at least partially filled by one of a plurality of noncontiguous dielectric portions. A conformal dielectric layer may be formed over the noncontiguous dielectric portions. A top metal layer provides a top plate of the capacitor.Type: GrantFiled: January 25, 2021Date of Patent: October 24, 2023Assignee: Texas Instruments IncorporatedInventors: Elizabeth Costner Stewart, Jeffrey A. West, Thomas D. Bonifield, Joseph Andre Gallegos, Jay Sung Chun, Zhiyi Yu
-
Patent number: 11739110Abstract: A compound having a first ligand of the following is described. Ring A represents a monocyclic aromatic group or a polycyclic aromatic group. Ring B represents a polycyclic aromatic group. Z is a carbon. Z and the right N are coordinated to a metal to form a five-membered chelate ring. R1 and R2 independently represent mono to a maximum possible number of substitutions, or no substitution.Type: GrantFiled: November 5, 2019Date of Patent: August 29, 2023Assignee: LUMINESCENCE TECHNOLOGY CORP.Inventors: Feng-Wen Yen, Tsun-Yuan Huang
-
Patent number: 11735588Abstract: A semiconductor device includes a substrate having a first region and a second region. A device isolation layer is disposed in the substrate between the first region and the second region. The device isolation layer includes a buried dielectric layer in a trench that is recessed from a top surface of the substrate. A first liner layer is between the trench and the buried dielectric layer. A semiconductor layer is disposed on a top surface of the substrate of the first region. A first gate pattern is disposed on the semiconductor layer. A protrusion is disposed on a top surface of the device isolation layer.Type: GrantFiled: October 25, 2019Date of Patent: August 22, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chan-Sic Yoon, Dongoh Kim
-
Patent number: 11737296Abstract: The present disclosure provides an OLED display device, a display panel and a manufacturing method of the OLED display device, and belongs to the field of display technology. The OLED display device includes a light-emitting layer, a material of the light-emitting layer includes a host light-emitting material and a carrier balance material doped in the host light-emitting material; and the carrier balance material is used for balancing an electron mobility and a hole mobility of the light-emitting layer.Type: GrantFiled: December 23, 2019Date of Patent: August 22, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Xueqin Chen