Abstract: A digital circuit for generating a signal with a pulse width that is other than a half multiple of the clock is shown. The signal width can be greater or less than the clock period. This digital circuit includes a signal modifier, responsive to the clock signal, for generating a signal with a logic 0 state in response to the first clock edge and a signal with a logic 1 state in response to a toggle signal. A delay circuit generates the toggle signal in response to the second clock edge and a time delay measured from the second clock edge. With the appropriate delay element in the delay circuit, the generating of the toggle signal can be selectively delayed to extend the duration of the pulse.
Abstract: An input/output channel controller includes a storage array for temporarily storing data and multiple clocks to access or update the data. One or more array clock signals are generated from a system clock combined with other clock signals to generate a single clock signal which is positioned in time by a clock positioning circuit to accommodate circuit throughput delay variations and to effectively reduce hold time to zero. Storage arrays may be clocked at significantly higher frequencies and arrays may have multiple gated clocks without incurring the hold time problems.
Type:
Grant
Filed:
October 3, 1994
Date of Patent:
August 20, 1996
Assignee:
International Business Machines Corporation
Inventors:
Ravi K. Arimilli, John S. Dodson, Jerry D. Lewis