Patents Examined by Robert B. Beausoliel, Jr.
  • Patent number: 5892896
    Abstract: When an error occurs in a memory card of a computer system, error information having an error occurrence time, a number of a memory card in which the error has occurred, and an error status are sequentially stored as the error history information in a random access memory (RAM) connected to a system bus in the computer system. A number of errors of the memory card on which the error has occurred and an interval between the errors are calculated based on the error history information. When the calculation results deviate from each predetermined value, the memory card is deleted (e.g., disconnected from a memory board of the computer system) as having an intermittent fault or a high frequency of fault occurrence. During access to the memory, by referring to an address decode register, a memory card number is identified from the most-significant portion of the address.
    Type: Grant
    Filed: November 15, 1996
    Date of Patent: April 6, 1999
    Assignee: NEC Corporation
    Inventor: Miki Shingo