Patents Examined by Sandra Milena Rodriguez Villanu
-
Patent number: 11980054Abstract: A display apparatus including a heteromorphy lens disposed on a path of light emitted from a light-emitting device, a side surface of the heteromorphy lens toward a first direction has a shape different from a side surface of the heteromorphy lens toward a second direction perpendicular to the first direction, so that light can be condensed in the first direction and diffused in the second direction due to the heteromorphy lens, and the reduction in luminance can be minimized, and the viewing angle can be limited.Type: GrantFiled: April 19, 2021Date of Patent: May 7, 2024Assignee: LG DISPLAY CO., LTD.Inventors: Woo Chul Choi, Seung Kwang Roh
-
Patent number: 11968879Abstract: A display substrate, a manufacturing method thereof and a display apparatus are disclosed. The display substrate includes a silicon base substrate and a color film layer disposed on the silicon base substrate. A plurality of metal traces for connecting a display area and a cathode ring with a bonding area respectively are contained in the silicon base substrate. The color film layer includes a first align mark, and the first align mark has a hollowed-out structure. A projection of the first align mark on the silicon base substrate and projections of the metal traces on the silicon base substrate include overlapping areas.Type: GrantFiled: March 27, 2020Date of Patent: April 23, 2024Assignee: BOE Technology Group Co., Ltd.Inventors: Yunlong Li, Pengcheng Lu, Yu Ao, Zhijian Zhu, Yuanlan Tian, Dacheng Zhang
-
Patent number: 11961837Abstract: In certain examples, methods and semiconductor structures are directed to an integrated circuit (IC) having a diamond layer section and a GaN-based substrate being monolithically integrated or bonded as part of the same IC. In a specific example, the GaN-based substrate includes GaN, AlxGayN (0<x<1; x+y=1) and a dielectric layer, and a diamond layer section which may include polycrystalline diamond. The IC includes: a GaN-based field effect transistor (FET) integrated with a portion of the GaN-based substrate, and a diamond-based FET integrated with a portion of the diamond layer section, the diamond FET being electrically coupled to the GaN-based FET and situated over or against a surface region of the GaN-based substrate.Type: GrantFiled: January 7, 2022Date of Patent: April 16, 2024Assignees: The Board of Trustees of the Leland Stanford Junior University, The Regents of the University of CaliforniaInventors: Srabanti Chowdhury, Mohamadali Malakoutian, Matthew A. Laurent, Chenhao Ren, Siwei Li
-
Patent number: 11961737Abstract: A semiconductor structure includes a substrate including a base and a plurality of fins discretely formed over the base. Each fin is made of a material including a first atom and contains openings therein. The semiconductor structure also includes a source-drain doped layer located in each opening and including a seed layer on a surface of an inner wall of the opening and a body layer on a surface of the seed layer. A material of the seed layer includes the first atom, a second atom, and a third atom. A material of the body layer includes the first atom and the second atom.Type: GrantFiled: September 16, 2021Date of Patent: April 16, 2024Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Zhenyu Liu
-
Patent number: 11950464Abstract: A display panel includes: a substrate, a display area and a notch area on the substrate, and a capacitance compensation area. The display area at least partially surrounds the notch area, and the capacitance compensation area is located on a side of the display area facing the notch area. The capacitance compensation area includes a plurality of capacitance compensation units, and each capacitance compensation unit of at least some of the plurality of capacitance compensation units includes: a first conductive layer, a second conductive layer, and a first insulating layer between the first conductive layer and the second conductive layer. The first conductive layer is electrically connected to one of a plurality of gate lines, and an orthographic projection of the second conductive layer on the substrate at least partially overlaps with an orthographic projection of the first conductive layer on the substrate.Type: GrantFiled: July 31, 2020Date of Patent: April 2, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Gen Li, Huijuan Yang, Yang Zhou
-
Patent number: 11942325Abstract: A transistor structure is disclosed. The transistor structure includes a dielectric layer that has a thinner portion over a first doped well and a second doped well, and a thicker portion adjacent the thinner portion and over the second doped well. The thicker portion has a height greater than the thinner portion above the doped wells. The transistor includes a first gate structure on the thinner portion and a second gate structure on the thicker portion of the dielectric layer. The transistor may include a third gate structure on the thicker portion.Type: GrantFiled: January 6, 2022Date of Patent: March 26, 2024Assignee: GlobalFoundries U.S. Inc.Inventor: Ketankumar Harishbhai Tailor
-
Patent number: 11915928Abstract: A semiconductor memory device includes a first conductive layer, a semiconductor layer extending in a first direction and being opposed to the first conductive layer, and a gate insulating film disposed between the first conductive layer and the semiconductor layer. The first conductive layer includes a first region, a second region disposed between the first region and the gate insulating film, and a third region disposed between the first region and the first interlayer insulating layer. The first to the third regions contain a metal. The third region contains silicon (Si). The first region does not contain silicon (Si) or has a lower silicon (Si) content than a silicon (Si) content in the third region. The second region does not contain silicon (Si) or has a lower silicon (Si) content than the silicon (Si) content in the third region.Type: GrantFiled: September 10, 2021Date of Patent: February 27, 2024Assignee: Kioxia CorporationInventors: Masahiro Koike, Masao Shingu, Masaya Ichikawa
-
Patent number: 11903202Abstract: In one embodiment, a method of manufacturing a semiconductor device includes forming a semiconductor layer including a plurality of metal atoms on a substrate, and forming a first layer including a plurality of silicon atoms and a plurality of nitrogen atoms on the semiconductor layer. The method further includes transferring at least some of the metal atoms in the semiconductor layer into the first layer. and removing the first layer after transferring the at least some of the metal atoms in the semiconductor layer into the first layer. Furthermore, a ratio of a number of the nitrogen atoms relative to a number of the silicon atoms and the nitrogen atoms in the first layer is smaller than 4/7.Type: GrantFiled: August 4, 2021Date of Patent: February 13, 2024Assignee: Kioxia CorporationInventors: Aki Maeda, Noritaka Ishihara, Atsushi Fukumoto, Shuto Yamasaka
-
Patent number: 11877519Abstract: A semiconductor device manufacturing method, wherein the etching apparatus used includes a sample loading chamber (15), a vacuum transition chamber (14), a reactive ion plasma etching chamber (10), an ion beam etching chamber (11), a film coating chamber (12), and a vacuum transport chamber (13). Without interrupting the vacuum, reactive ion etching is first adopted to etch to an isolation layer (102); then, ion beam etching is performed to etch into a fixed layer (101) and stopped near a bottom electrode metal layer (100), leaving only a small amount of the fixed layer (101); subsequently, reactive ion etching is adopted to etch to the bottom electrode metal layer (100); and finally, ion beam cleaning is performed to remove metal residues and sample surface treatment, and coating protection is performed.Type: GrantFiled: May 23, 2019Date of Patent: January 16, 2024Assignee: JIANGSU LEUVEN INSTRUMENTS CO. LTDInventors: Zhongyuan Jiang, Ziming Liu, Juebin Wang, Dongchen Che, Hushan Cui, Dongdong Hu, Lu Chen, Huiqun Ren, Zhiwen Zou, Kaidong Xu
-
Patent number: 11871562Abstract: A method for forming a storage node contact structure and semiconductor structure are provided. The method includes providing a substrate having a surface on which bit line structures are formed; forming a groove at a part, corresponding to an active region, of bottom of the contact hole; and growing a silicon crystal from the groove in the contact hole by using an epitaxial growth process, and controlling growth rates of the silicon crystal in a first and second directions in a growth process to enable the growth rate of the silicon crystal in the first direction to be greater than the growth rate of the silicon crystal in the second direction at beginning of growth and enable the growth rate of the silicon crystal in the first direction to be equal to the growth rate of the silicon crystal in the second direction at end of the growth.Type: GrantFiled: November 9, 2021Date of Patent: January 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Erxuan Ping, Zhen Zhou, Lingguo Zhang, Weiping Bai
-
Patent number: 11854803Abstract: A method for protecting a gate spacer when forming a FinFET structure, the method comprising: providing a fin with at least one dummy gate crossing the fin wherein a gate hardmask is present on top of the dummy gate; providing a gate spacer such that it is covering the dummy gate and the gate hardmask; recessing the gate spacer such that at least a part of the gate hardmask is exposed; selectively growing, by means of area selective deposition, extra capping material over the exposed part of the gate hardmask.Type: GrantFiled: July 9, 2021Date of Patent: December 26, 2023Assignee: IMEC VZWInventors: Boon Teik Chan, Pierre Morin, Antony Premkumar Peter
-
Patent number: 11854805Abstract: A method for forming SiGe-based regions with different Ge concentrations is provided. After defining the regions 1, 2 on a SOI substrate, a grating of masking patterns is formed on at least one region 2. After the epitaxial growth of a Ge-based layer in each of the regions, a first vertical diffusion is carried out. A second horizontal diffusion is then carried out such that the Ge diffuses beneath the masking patterns of the region 2. Thus, the region 2 has a Ge concentration that is lower than the Ge concentration of the region 1.Type: GrantFiled: January 26, 2022Date of Patent: December 26, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Joël Kanyandekwe, Cyrille Le Royer
-
Patent number: 11848357Abstract: Embodiments of present invention provide a semiconductor structure. The semiconductor structure includes a plurality of sections from a top to a bottom thereof, wherein the plurality of sections has a same chemical composition and at least two different strains. For example, in one embodiment, the plurality of sections has a same chemical composition of epitaxially grown silicon (Si) and has alternating strains between a tensile strain and a compressive strain. A method of manufacturing the semiconductor structure is also provided.Type: GrantFiled: January 24, 2022Date of Patent: December 19, 2023Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Juntao Li, Shogo Mochizuki
-
Patent number: 11837636Abstract: An embodiment semiconductor module includes a substrate, a heterogeneous thin film including a first semiconductor layer disposed on a first region of the substrate and a second semiconductor layer disposed on a second region of the substrate, a first semiconductor device disposed on the first semiconductor layer of the heterogeneous thin film, and a second semiconductor device disposed on the second semiconductor layer of the heterogeneous thin film, wherein one of the first semiconductor layer or the second semiconductor layer comprises gallium oxide (Ga2O3) and the other includes silicon (Si).Type: GrantFiled: December 7, 2021Date of Patent: December 5, 2023Assignees: Hyundai Motor Company, Kia CorporationInventors: Dae Hwan Chun, Junghee Park, Jungyeop Hong, Youngkyun Jung, NackYong Joo
-
Patent number: 11769665Abstract: Exemplary semiconductor processing methods may include forming a p-type silicon-containing material on a substrate including a first n-type silicon-containing material defining one or more features. The p-type silicon-containing material may extend along at least a portion of the one or more features defined in the first n-type silicon-containing material. The methods may include removing a portion of the p-type silicon-containing material. The portion of the p-type silicon-containing material may be removed from a bottom of the one or more features. The methods may include providing a silicon-containing material. The methods may include depositing a second n-type silicon-containing material on the substrate. The second n-type silicon-containing material may fill the one or more features formed in the first n-type silicon-containing material and may separate regions of remaining p-type silicon-containing material.Type: GrantFiled: January 11, 2022Date of Patent: September 26, 2023Assignee: Applied Materials, Inc.Inventors: Amirhasan Nourbakhsh, Raman Gaire, Tyler Sherwood, Lan Yu, Roger Quon, Siddarth Krishnan
-
Patent number: 11721744Abstract: A method for making a three-dimensional semiconductor structure includes: providing a substrate, forming a first insulating layer on the substrate, and defining at least one channel hole in the first insulating layer; forming a first epitaxial layer in each channel hole and forming a second epitaxial layer stacked on the first epitaxial layer; forming a sacrificial layer on the first insulating layer and exposing the second epitaxial layer relative to the sacrificial layer, forming another first epitaxial layer on the second epitaxial layer; forming a second insulating layer on the sacrificial layer, and forming another second epitaxial layer stacking on the another first epitaxial layer; repeating to form a plurality of sacrificial layers and a plurality of second insulating layers alternately stacked on the first insulating layer, and repeating to form a plurality of first epitaxial layers and a plurality of second epitaxial layers alternately stacked on the substrate.Type: GrantFiled: December 18, 2021Date of Patent: August 8, 2023Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: Chung-Yi Chen