Patents Examined by Valerie Brown
-
Patent number: 8048770Abstract: An object is to suppress discharge due to static electricity generated by peeling, when an element formation layer including a semiconductor element is peeled from a substrate. Over the substrate, the release layer and the element formation layer are formed. The support base material which can be peeled later is fixed to the upper surface of the element formation layer. The element formation layer is transformed through the support base material, and peeling is generated at an interface between the element formation layer and the release layer. Peeling is performed while the liquid is being supplied so that the element formation layer and the release layer which appear sequentially by peeling are wetted with the liquid such as pure water. Electric charge generated on the surfaces of the element formation layer and the release layer can be diffused by the liquid, and discharge by peeling electrification can be eliminated.Type: GrantFiled: September 10, 2008Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shingo Eguchi, Yohei Monma, Atsuhiro Tani, Misako Hirosue, Kenichi Hashimoto, Yasuharu Hosaka
-
Patent number: 8043936Abstract: An object is to suppress discharge due to static electricity generated by peeling, when an element formation layer including a semiconductor element is peeled from a substrate. Over the substrate, the release layer and the element formation layer are formed. The support base material which can be peeled later is fixed to the upper surface of the element formation layer. The element formation layer is transformed through the support base material, and peeling is generated at an interface between the element formation layer and the release layer. Peeling is performed while the liquid is being supplied so that the element formation layer and the release layer which appear sequentially by peeling are wetted with the liquid such as pure water. Electric charge generated on the surfaces of the element formation layer and the release layer can be diffused by the liquid, and discharge by peeling electrification can be eliminated.Type: GrantFiled: September 10, 2008Date of Patent: October 25, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shingo Eguchi, Yohei Monma, Atsuhiro Tani, Misako Hirosue, Kenichi Hashimoto, Yasuharu Hosaka
-
Patent number: 8021969Abstract: A method for fabricating a semiconductor device includes forming a stacked layer including a tungsten layer, forming a hard mask pattern over the stacked layer, and oxidizing a surface of the hard mask pattern to form a stress buffer layer. A portion of the stacked layer uncovered by the hard mask pattern is removed using the hard mask pattern and the stress buffer layer as an etch mask, thereby forming a first resultant structure. A capping layer is formed over the first resultant structure, the capping layer is etched to retain the capping layer on sidewalls of the first resultant structure, and the remaining portion of the stacked layer uncovered by the hard mask pattern is removed.Type: GrantFiled: December 28, 2007Date of Patent: September 20, 2011Assignee: Hynix Semiconductor Inc.Inventors: Min-Gyu Sung, Heung-Jae Cho, Kwan-Yong Lim
-
Patent number: 8003508Abstract: A method of forming a gate line of a semiconductor device, wherein when an etch process for forming a gate line is performed, a loading effect is improved, thereby enhancing the operating speed of a semiconductor device. According to a method of forming a gate line of a semiconductor device in accordance with an aspect of the invention, a stack layer is formed over a semiconductor substrate that includes a first area and a second area. Hard mask patterns are formed over the stack layer so that the hard mask patterns are denser in the first area than in the second area. Next, a loading compensation layer is formed before the stack layer is etched, or the loading compensation layer is deposited after the stack layer is partially etched. Accordingly, a loading effect occurring when the stack layer is etched can be offset.Type: GrantFiled: June 5, 2009Date of Patent: August 23, 2011Assignee: Hynix Semiconductor Inc.Inventor: Chang Ki Park
-
Patent number: 8003448Abstract: A semiconductor package includes a rewiring substrate and a semiconductor chip. The semiconductor chip includes: a first face with an active surface including integrated circuit devices and chip contact pads, a second face lying in a plane essentially parallel to the first face and side faces. Each side face of the semiconductor chip lies in a plane essentially perpendicular to the first and second faces. At least one edge between two mutually essentially perpendicular faces of the semiconductor chip includes a surface.Type: GrantFiled: August 25, 2010Date of Patent: August 23, 2011Assignee: Infineon Technologies, AGInventors: Kai Chong Chan, Charles Wee Ming Lee, Gerald Ofner
-
Patent number: 8003454Abstract: A semiconductor process and apparatus includes forming NMOS and PMOS transistors (24, 34) with enhanced hole mobility in the channel region of a transistor by selectively relaxing part of a biaxial-tensile strained semiconductor layer (90) in a PMOS device area (97) to form a relaxed semiconductor layer (91), and then epitaxially growing a bi-axially stressed silicon germanium channel region layer (22) prior to forming the NMOS and PMOS gate structures (26, 36) overlying the channel regions, and then depositing a contact etch stop layer (53-56) over the NMOS and PMOS gate structures. Embedded silicon germanium source/drain regions (84) may also be formed adjacent to the PMOS gate structure (70) to provide an additional uni-axial stress to the bi-axially stressed channel region.Type: GrantFiled: May 22, 2008Date of Patent: August 23, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Da Zhang, Srikanth B. Samavedam, Voon-Yew Thean, Xiangdong Chen
-
Patent number: 8003452Abstract: A compound semiconductor device includes a carrier transit layer formed over a substrate; a carrier supply layer formed over the carrier transit layer; a first metal film and a second metal film formed over the carrier supply layer; a first Al comprising film formed over the first metal film; a second Al comprising film formed over the second metal film; a first Au comprising film formed over the first metal film and is free of direct contact with the first Al comprising film; a second Au comprising film formed over the second metal film and free of direct contact with the second Al comprising film; and a gate electrode that is located over the carrier supply layer between the first metal film and the second metal film.Type: GrantFiled: December 16, 2009Date of Patent: August 23, 2011Assignee: Fujitsu LimitedInventor: Toshihiro Ohki
-
Patent number: 7994605Abstract: Isolation regions for semiconductor substrates include dielectric-filled trenches and field oxide regions. Protective caps of dielectric materials dissimilar from the dielectric materials in the main portions of the trenches and field oxide regions may be used to protect the structures from erosion during later process steps. The top surfaces of the isolation structures are coplanar with the surface of the substrate. Field doping regions may be formed beneath the field oxide regions. To meet the demands of different devices, the isolation structures may have varying widths and depths.Type: GrantFiled: April 30, 2008Date of Patent: August 9, 2011Assignee: Advanced Analogic Technologies, Inc.Inventor: Richard K. Williams
-
Patent number: 7989279Abstract: A method of fabricating a semiconductor device in which a plurality of conductive lines having a fine pitch and a uniform thickness can be formed is provided. The method includes forming a plurality of first conductive patterns in a insulation layer as closed curves, forming a plurality of mask patterns on the insulation layer, the mask patterns exposing end portions of each of the first conductive patterns, and forming a plurality of second conductive patterns in the insulation layer as lines by removing the end portions of each of the first conductive patterns.Type: GrantFiled: June 10, 2008Date of Patent: August 2, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hwan Ryu, Jun Seo, Eun-Young Kang, Jae-Seung Hwang, Sung-Un Kwon
-
Patent number: 7985621Abstract: A method of packaging a plurality of semiconductor chips comprises: providing a substrate panel having a first coefficient of thermal expansion (CTE); providing a carrier having a second CTE that is less than the first CTE; heating the substrate panel and the carrier to first and second elevated temperatures respectively; mounting the substrate panel at about the first elevated temperature to the carrier, the carrier being at said second elevated temperature, to provide a connection between the carrier and the substrate panel; and cooling the carrier and the substrate panel from the first and second elevated temperatures thereby putting the substrate panel into tension in at least one direction. A stiffener panel may be affixed to the substrate panel and heated to an elevated temperature and while the substrate panel is heated to an elevated temperature. A plurality of dies may be mounted and electrically connected to the substrate panel.Type: GrantFiled: August 31, 2006Date of Patent: July 26, 2011Assignee: ATI Technologies ULCInventors: Vincent K. Chan, Neil McLellan, Roden Topacio
-
Patent number: 7982279Abstract: A method of manufacturing a stacked-type semiconductor device, including the steps of: forming dividing grooves, having a depth corresponding to a finished thickness for a plurality of first chips formed on the face side of a wafer, on the face side of the wafer along planned dividing lines; stacking existing second chips on the first chips; covering the face-side surfaces of the second chips with a protective member; and grinding the back side of the wafer until the dividing grooves are exposed and the first chips are thinned to the finished thickness, to obtain semiconductor devices of a two-layer structure.Type: GrantFiled: January 7, 2009Date of Patent: July 19, 2011Assignee: Disco CorporationInventor: Souu Kumagai
-
Patent number: 7977247Abstract: The present invention relates to a semiconductor structure such as a field effect transistors (FETs) in which the channel region of each of the FETs is composed of an array of more than one electrically isolated channel. In accordance with the present invention, the distance between each of the channels present in the channel region is within a distance of no more than twice their width from each other. The FETs of the present invention are fabricated using methods in which self-assembled block copolymers are employed in forming the channel.Type: GrantFiled: October 16, 2007Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Charles T. Black, Ricardo Ruiz
-
Patent number: 7972946Abstract: Provided are a plasma treatment method and a plasma treatment device capable of forming a silicon nitride film having high compressive stress. In the plasma treatment method for depositing the silicon nitride film on a process target substrate by use of plasma of raw material gas containing silicon and hydrogen and of nitrogen gas, ion energy for disconnecting nitrogen-hydrogen bonding representing a state of bonding between the hydrogen in the raw material gas and the nitrogen gas is applied to the process target substrate so as to reduce an amount of nitrogen-hydrogen bonding contained in the silicon nitride film.Type: GrantFiled: July 24, 2007Date of Patent: July 5, 2011Assignee: Mitsubishi Heavy Industries, Ltd.Inventors: Tadashi Shimazu, Masahiko Inoue, Toshihiko Nishimori, Yuichi Kawano
-
Patent number: 7968885Abstract: To provide a display device having a thin film transistor with high electric characteristics and excellent reliability and a manufacturing method thereof. A gate electrode, a gate insulating film provided over the gate electrode, a first semiconductor layer provided over the gate insulating film and having a microcrystalline semiconductor, a second semiconductor layer provided over the first semiconductor layer and having an amorphous semiconductor, and a source region and a drain region provided over the second semiconductor layer are provided. The first semiconductor layer has high crystallinity than the second semiconductor layer. The second semiconductor layer includes an impurity region having a conductivity type different from a conductivity type of the source region and the drain region between the source region and the drain region.Type: GrantFiled: August 6, 2008Date of Patent: June 28, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Kobayashi, Yoshiyuki Kurokawa, Shunpei Yamazaki, Daisuke Kawae
-
Patent number: 7964969Abstract: A first insulating film is provided between a lower interconnect and an upper interconnect. The lower interconnect and the upper interconnect are connected to each other by way of a via formed in the first insulating film. A dummy via or an insulating slit is formed on/in the upper interconnect near the via.Type: GrantFiled: October 28, 2009Date of Patent: June 21, 2011Assignee: Panasonic CorporationInventor: Takeshi Harada
-
Patent number: 7964479Abstract: The present invention provides a method for forming a layer (6) of polycrystalline semiconductor material on a substrate (1). The method comprises providing at least one catalyst particle (4) on a substrate (1), the at least one catalyst particle (4) comprising at least a catalyst material, the catalyst material having a melt temperature of between room temperature and 500° C., or being able to form a catalyst material/semiconductor material alloy with a eutectic temperature of between room temperature and 500° C., and forming a layer (6) of polycrystalline semiconductor material on the substrate (1) at temperatures lower than 500° C. by using plasma enhancement of a precursor gas, thereby using the at least one catalyst particle (4) as an initiator. The present invention furthermore provides a layer (6) of polycrystalline semiconductor material obtained by the method according to embodiments of the present invention.Type: GrantFiled: February 19, 2008Date of Patent: June 21, 2011Assignee: IMECInventors: Francesca Iacopi, Philippe M. Vereecken
-
Patent number: 7951631Abstract: A halftone mask includes a transparent substrate, a light-blocking layer, a first semi-transparent layer and a second semi-transparent layer. The transparent substrate includes a light-blocking area, a light-transmitting area, a first halftone area transmitting first light, and a second halftone area transmitting second light that is less than the first light. The light-blocking layer is formed in the light-blocking area to fully block light from being transmitted. The first and second semi-transparent layers are formed on the transparent substrate. At least one of the first and second semi-transparent layers is formed in the first halftone area, and the first and second semi-transparent layers are overlapped with each other on the second halftone area.Type: GrantFiled: August 28, 2008Date of Patent: May 31, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-Seok Jeon, Jung-In Park, Hi-Kuk Lee
-
Patent number: 7951647Abstract: An integrated circuit structure includes a bottom semiconductor chip; a top die bonded onto the bottom semiconductor chip; a protecting material encircling the bottom die and on the bottom semiconductor chip; and a planar dielectric layer over the top die and the protecting material. The protecting material has a top surface leveled with a top surface of the top die.Type: GrantFiled: June 17, 2008Date of Patent: May 31, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ku-Feng Yang, Wen-Chih Chiou, Weng-Jin Wu, Ming-Chung Sung
-
Patent number: 7943419Abstract: An organic semiconductor device is provided. The device has a first electrode and a second electrode, with an organic semiconductor layer disposed between the first and second electrodes. An electrically conductive grid is disposed within the organic semiconductor layer, which has openings in which the organic semiconductor layer is present. At least one insulating layer is disposed adjacent to the electrically conductive grid, preferably such that the electrically conductive grid is completely separated from the organic semiconductor layer by the insulating layer. Methods of fabricating the device, and the electrically conductive grid in particular, are also provided. In one method, openings are formed in an electrically conductive layer with a patterned die, which is then removed. In another method, an electrically conductive layer and a first insulating layer are etched through the mask to expose portions of a first electrode.Type: GrantFiled: September 30, 2008Date of Patent: May 17, 2011Assignee: The Trustees of Princeton UniversityInventors: Marc Baldo, Peter Peumans, Stephen Forrest, Changsoon Kim
-
Patent number: 7935629Abstract: An apparatus and method are disclosed for an improved semiconductor interconnect scheme using a simplified process. In an embodiment of the apparatus, a polysilicon shape is formed on a silicon area. The polysilicon shape is created having a bridging vertex. When a spacer is created on the polysilicon shape, the spacer width is formed to be small enough near the bridging vertex to allow a silicide bridge to form that creates an electrical coupling between the silicon area and the bridging vertex. Semiconductor devices and circuits are created using the improved semiconductor interconnect scheme using the simplified process.Type: GrantFiled: October 22, 2007Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Todd Alan Christensen, Richard Lee Donze, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II