Abstract: A densely packed array of vertical semiconductor devices having pillars and methods of making thereof are disclosed. The array has rows of wordlines and columns of bitlines. The array has vertical pillars, each having two wordlines, one active and the other passing for each, cell. Two wordlines are formed per pillar on opposite pillar sidewalls which are along the row direction. The threshold voltage of the pillar device is raised on the side of the pillar touching the passing wordline, thereby permanently shutting off the pillar device during the cell operation and isolating the pillar from the voltage variations on the passing wordline. The isolated wordlines allow individual cells to be addressed and written via direct tunneling, in both volatile and non-volatile memory cell configurations. For Gbit DRAM application, stack or trench capacitors may be formed on the pillars, or in trenches surrounding the pillars, respectively.
Type:
Grant
Filed:
June 28, 2000
Date of Patent:
August 27, 2002
Assignee:
International Business Machines Corporation
Inventors:
Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Howard L. Kalter, Jack A. Mandelman, Paul A. Rabidoux, Jeffrey J. Welser