Patents Examined by William A. Harriston
-
Patent number: 11538782Abstract: Disclosed is a semiconductor device comprising a semiconductor substrate, an under-bump pattern on the semiconductor substrate and including a first metal, a bump pattern on the under-bump pattern, and an organic dielectric layer on the semiconductor substrate and in contact with a sidewall of the bump pattern. The bump pattern includes a support pattern in contact with the under-bump pattern and having a first width, and a solder pillar pattern on the support pattern and having a second width. The first width is greater than the second width. The support pattern includes at least one of a solder material and an intermetallic compound (IMC). The intermetallic compound includes the first metal and the solder material.Type: GrantFiled: December 1, 2020Date of Patent: December 27, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jubin Seo, Sujeong Park, Kwangjin Moon, Myungjoo Park
-
Patent number: 11538775Abstract: A semiconductor device includes wiring that is formed by a conductive body extending, via an insulating film, on a front surface of a semiconductor substrate, and an insulating layer that covers the front surface of the semiconductor substrate including the wiring. Gaps are provided extending from an upper surface of the wiring to a lower portion of the insulating film.Type: GrantFiled: February 1, 2021Date of Patent: December 27, 2022Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Masanori Shindo
-
Patent number: 11538737Abstract: A semiconductor package includes a redistribution substrate having a first redistribution layer, a semiconductor chip on the redistribution substrate and connected to the first redistribution layer, a vertical connection conductor on the redistribution substrate and electrically connected to the semiconductor chip through the first redistribution layer, a core member having a first through-hole accommodating the semiconductor chip and a second through-hole accommodating the vertical connection conductor, and an encapsulant covering at least a portion of each of the semiconductor chip, the vertical connection conductor, and the core member, the encapsulant filling the first and second through-holes, wherein the vertical connection conductor has a cross-sectional shape with a side surface tapered to have a width of a lower surface thereof is narrower than a width of an upper surface thereof, and the first and second through-holes have a cross-sectional shape tapered in a direction opposite to the vertical conneType: GrantFiled: September 4, 2020Date of Patent: December 27, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myungsam Kang, Youngchan Ko, Kyungdon Mun
-
Patent number: 11538759Abstract: A semiconductor device may comprise a bridge die comprising copper studs. Copper posts may be disposed in a periphery of the bridge die. An encapsulant may be disposed on five sides of the bridge die, on sides of the copper studs, and on sides of the copper posts that leave ends of the copper studs and opposing first and second ends of the copper posts exposed from the encapsulant. A frontside build-up interconnect structure may be formed over the copper studs of the bridge die and coupled to second ends of the copper posts opposite the first ends of the copper posts. The frontside build-up interconnect structure comprising first pads at a first pitch within a footprint of the bridge die and second pads at a second pitch outside a footprint of the bridge die. The first pitch may be at least 1.5 times less than the second pitch.Type: GrantFiled: January 21, 2022Date of Patent: December 27, 2022Assignee: Deca Technologies USA, Inc.Inventors: Timothy L. Olson, Craig Bishop, Clifford Sandstrom
-
Patent number: 11527497Abstract: An electrical component including a substrate, a first dielectric layer on the substrate, a redistribution layer pad on the first dielectric layer, and a component interconnection element on the redistribution layer pad so that the component interconnection element fills an opening in the second dielectric layer. The opening includes at least one protrusion between the component interconnection element solder ball metallization and the redistribution layer pad.Type: GrantFiled: May 21, 2021Date of Patent: December 13, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Heikki Kuisma, Sami Nurmi
-
Patent number: 11527454Abstract: An embodiment is a method including: attaching a first die to a first side of a first component using first electrical connectors, attaching a first side of a second die to first side of the first component using second electrical connectors, attaching a dummy die to the first side of the first component in a scribe line region of the first component, adhering a cover structure to a second side of the second die, and singulating the first component and the dummy die to form a package structure.Type: GrantFiled: June 29, 2021Date of Patent: December 13, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Wen-Hsin Wei, Chi-Hsi Wu, Shang-Yun Hou, Jing-Cheng Lin, Hsien-Pin Hu, Ying-Ching Shih, Szu-Wei Lu
-
Patent number: 11527613Abstract: An apparatus is provided which comprises: a plurality of nanowire transistors stacked vertically, wherein each nanowire transistor of the plurality of nanowire transistors comprises a corresponding nanowire of a plurality of nanowires; and a gate stack, wherein the gate stack fully encircles at least a section of each nanowire of the plurality of nanowires.Type: GrantFiled: January 8, 2021Date of Patent: December 13, 2022Assignee: INTEL CORPORATIONInventors: Aaron Lilak, Patrick Keys, Sean Ma, Stephen Cea, Rishabh Mehandru
-
Patent number: 11495526Abstract: In an embodiment, a package includes: an interposer having a first side; a first integrated circuit device attached to the first side of the interposer; a second integrated circuit device attached to the first side of the interposer; an underfill disposed beneath the first integrated circuit device and the second integrated circuit device; and an encapsulant disposed around the first integrated circuit device and the second integrated circuit device, a first portion of the encapsulant extending through the underfill, the first portion of the encapsulant physically disposed between the first integrated circuit device and the second integrated circuit device, the first portion of the encapsulant being planar with edges of the underfill and edges of the first and second integrated circuit devices.Type: GrantFiled: April 29, 2021Date of Patent: November 8, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Chien Pan, Li-Hui Cheng, Chin-Fu Kao, Szu-Wei Lu
-
Patent number: 11495564Abstract: An electronic-part-reinforcing thermosetting resin composition has: a viscosity of 5 Pa·s or less at 140° C.; a temperature of 150° C. to 170° C. as a temperature corresponding to a maximum peak of an exothermic curve representing a curing reaction; and a difference of 20° C. or less between the temperature corresponding to the maximum peak and a temperature corresponding to one half of the height of the maximum peak in a temperature rising range of the exothermic curve.Type: GrantFiled: May 24, 2019Date of Patent: November 8, 2022Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Jin Jin, Atsushi Yamaguchi, Yasuo Fukuhara
-
Patent number: 11495552Abstract: Embodiments include an electronic package that includes a dielectric layer and a capacitor on the dielectric layer. In an embodiment, the capacitor comprises a first electrode disposed over the dielectric layer and a capacitor dielectric layer over the first electrode. In an embodiment, the capacitor dielectric layer is an amorphous dielectric layer. In an embodiment, the electronic package may also comprise a second electrode over the capacitor dielectric layer.Type: GrantFiled: June 29, 2018Date of Patent: November 8, 2022Assignee: Intel CorporationInventors: Aleksandar Aleksov, Thomas Sounart, Kristof Darmawikarta, Henning Braunisch, Prithwish Chatterjee, Andrew J. Brown
-
Patent number: 11495566Abstract: A core material has a core; a solder layer provided outside the core and being a solder alloy containing Sn and at least any one element of Ag, Cu, Sb, Ni, Co, Ge, Ga, Fe, Al, In, Cd, Zn, Pb, Au, P, S, Si, Ti, Mg, Pd, and Pt; and a Sn layer provided outside the solder layer. The solder layer has a thickness of 1 ?m or more on one side. The Sn layer has a thickness of 0.1 ?m or more on one side. A thickness of the Sn layer is 0.215% or more and 36% or less of the thickness of the solder layer.Type: GrantFiled: September 10, 2021Date of Patent: November 8, 2022Assignee: SENJU METAL INDUSTRY CO., LTD.Inventors: Shigeki Kondoh, Masato Tsuchiya, Hiroyuki Iwamoto, Hiroshi Okada, Daisuke Souma
-
Patent number: 11482620Abstract: An embodiment is a semiconductor structure. The semiconductor structure includes a substrate. A fin is on the substrate. The fin includes silicon germanium. An interfacial layer is over the fin. The interfacial layer has a thickness in a range from greater than 0 nm to about 4 nm. A source/drain region is over the interfacial layer. The source/drain region includes silicon germanium.Type: GrantFiled: March 8, 2021Date of Patent: October 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Yun Chin, Chii-Horng Li, Chien-Wei Lee, Hsueh-Chang Sung, Heng-Wen Ting, Roger Tai, Pei-Ren Jeng, Tzu-Hsiang Hsu, Yen-Ru Lee, Yan-Ting Lin, Davie Liu
-
Patent number: 11482498Abstract: A semiconductor device with improved reliability is provided. The semiconductor device is characterized by its embodiments in that sloped portions are formed on connection parts between a pad and a lead-out wiring portion, respectively. This feature suppresses crack formation in a coating area where a part of the pad is covered with a surface protective film.Type: GrantFiled: November 17, 2020Date of Patent: October 25, 2022Assignee: Renesas Electronics CorporationInventors: Kazuo Tomita, Hiroki Takewaka
-
Patent number: 11476211Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a lower structure including a semiconductor chip having a chip terminal; an external connection terminal connecting the semiconductor chip to an external device; and an intermediate connection structure including an upper surface and a lower surface opposite to the upper surface, and positioned between the lower structure and the external connection terminal.Type: GrantFiled: December 15, 2020Date of Patent: October 18, 2022Assignee: NEPES CO., LTD.Inventors: Jun Kyu Lee, Su Yun Kim, Dong Hoon Oh, Yong Tae Kwon, Ju Hyun Nam
-
Patent number: 11476172Abstract: A radio frequency module in which the loop shape of a wire can be stable by disposing a protruding electrode at a bonding ending-point portion when a bonding wire forms a shield between components is provided. A radio frequency module includes a multilayer wiring board, components to mounted on an upper surface of the multilayer wiring board, a shield member formed of a plurality of bonding wires to cover the component, and a protruding electrode provided at a bonding ending-point portion of each of the bonding wires. Since the protruding electrode is provided at the bonding ending-point portion of each of the bonding wires, undesired bending can be prevented on a second bond side of the bonding wire. The shield member to cover side surfaces and a top surface of the component can be easily formed.Type: GrantFiled: August 5, 2020Date of Patent: October 18, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yoshihito Otsubo, Yuta Morimoto
-
Patent number: 11476210Abstract: A semiconductor device includes: a first semiconductor chip having a first pad and a second pad, a depression being formed in the second pad; an organic insulating film provided on the first semiconductor chip, the organic insulating film covering the depression and not covering at least a portion of the first pad; and a redistribution layer having a lower portion connected to the first pad and an upper portion disposed on the organic insulating film.Type: GrantFiled: September 3, 2020Date of Patent: October 18, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Keiichiro Ohsawa
-
Patent number: 11469187Abstract: At least one unit transistor is arranged over a substrate. A first wiring as a path of current that flows to each unit transistor is arranged over the at least one unit transistor. An inorganic insulation film is arranged over the first wiring. At least one first opening overlapping a partial region of the first wiring in a plan view is provided in the inorganic insulation film. An organic insulation film is arranged over the inorganic insulation film. A second wiring coupled to the first wiring through the first opening is arranged over the organic insulation film and the inorganic insulation film. In a plan view, a region in which the organic insulation film is not arranged is provided outside a region in which the first wiring is arranged. The second wiring is in contact with the inorganic insulation film outside the region in which the first wiring is arranged.Type: GrantFiled: July 30, 2020Date of Patent: October 11, 2022Assignee: Murata Manufacturing Co., Ltd.Inventors: Hiroaki Tokuya, Masahiro Shibata, Akihiko Ozaki, Satoshi Goto, Fumio Harima, Atsushi Kurokawa
-
Patent number: 11462458Abstract: A semiconductor device including a test pad contact and a method of manufacturing the semiconductor device are disclosed. In an embodiment, a semiconductor device may include a first metal feature and a second metal feature disposed in a single top metal layer over a substrate. A test pad may be formed over and electrically connected to the first metal feature. A first passivation layer may be formed over the second metal feature and the test pad and may cover top and side surfaces of the test pad. A first via may be formed penetrating the first passivation layer and contacting the test pad and a second via may be formed penetrating the first passivation layer and contacting the second metal feature.Type: GrantFiled: February 22, 2021Date of Patent: October 4, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Chia Hu, Sen-Bor Jan, Hsien-Wei Chen, Ming-Fa Chen
-
Patent number: 11450567Abstract: A method includes forming a first conductive feature, depositing a passivation layer on a sidewall and a top surface of the first conductive feature, etching the passivation layer to reveal the first conductive feature, and recessing a first top surface of the passivation layer to form a step. The step comprises a second top surface of the passivation layer. The method further includes forming a planarization layer on the passivation layer, and forming a second conductive feature extending into the passivation layer to contact the first conductive feature.Type: GrantFiled: October 30, 2020Date of Patent: September 20, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Da Cheng, Tzy-Kuang Lee, Song-Bor Lee, Wen-Hsiung Lu, Po-Hao Tsai, Wen-Che Chang
-
Patent number: 11450579Abstract: An integrated circuit component includes a semiconductor substrate, conductive pads, a passivation layer and conductive vias. The semiconductor substrate has an active surface. The conductive pads are located on the active surface of the semiconductor substrate and electrically connected to the semiconductor substrate, and the conductive pads each have a contact region and a testing region, where in each of the conductive pads, an edge of the contact region is in contact with an edge of the testing region. The passivation layer is located on the semiconductor substrate, where the conductive pads are located between the semiconductor substrate and the passivation layer, and the testing regions and the contact regions of the conductive pads are exposed by the passivation layer. The conductive vias are respectively located on the contact regions of the conductive pads.Type: GrantFiled: March 21, 2021Date of Patent: September 20, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzuan-Horng Liu, Chao-Hsiang Yang, Hsien-Wei Chen, Ming-Fa Chen