Patents by Inventor Aaron Steyskal
Aaron Steyskal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11682106Abstract: Examples disclosed herein obtain first image data and the second image data for a foveated image frame to be displayed on a display, the first image data to have a first resolution and the second image data to have a second resolution lower than the first resolution. Disclosed examples also up-sample the second image data based on first metadata to generate up-sampled second image data, the up-sampled second image data to have the first resolution, and combine the first image data and the up-sampled second image data based on second metadata. Disclosed examples further perform, based on third metadata, a combination of at least two different filter operations on an overlap region including a portion of the first image data and a portion of the up-sampled second image data to generate the foveated image frame, the third metadata to specify a width in pixels of the overlap region.Type: GrantFiled: March 15, 2021Date of Patent: June 20, 2023Assignee: Intel CorporationInventors: Aaron Steyskal, Nausheen Ansari, Nobuyuki Suzuki, Zhiming Zhuang, Atsuo Kuwahara, Gary K. Smith
-
Publication number: 20210201446Abstract: Examples disclosed herein obtain first image data and the second image data for a foveated image frame to be displayed on a display, the first image data to have a first resolution and the second image data to have a second resolution lower than the first resolution. Disclosed examples also up-sample the second image data based on first metadata to generate up-sampled second image data, the up-sampled second image data to have the first resolution, and combine the first image data and the up-sampled second image data based on second metadata. Disclosed examples further perform, based on third metadata, a combination of at least two different filter operations on an overlap region including a portion of the first image data and a portion of the up-sampled second image data to generate the foveated image frame, the third metadata to specify a width in pixels of the overlap region.Type: ApplicationFiled: March 15, 2021Publication date: July 1, 2021Inventors: Aaron Steyskal, Nausheen Ansari, Nobuyuki Suzuki, Zhiming Zhuang, Atsuo Kuwahara, Gary K. Smith
-
Patent number: 10949947Abstract: Example methods, apparatus, systems and articles of manufacture (e.g., non-transitory physical storage media) to implement foveated image rendering for head-mounted displays device are disclosed herein. Example head-mounted display devices disclosed herein include a frame buffer to store first and second image data for an image frame, the first image data having a first resolution and the second image data having a second resolution lower than the first resolution, the first image data and the second image data obtained from a host device via a data interface. Disclosed example head-mounted display devices also include a device controller to up-sample the second image data based on first metadata from the host device to generate up-sampled second image data having the first resolution, and combine the first image data and the up-sampled second image data based on second metadata from the host device to render a foveated image frame on a display.Type: GrantFiled: December 29, 2017Date of Patent: March 16, 2021Assignee: Intel CorporationInventors: Aaron Steyskal, Nausheen Ansari, Nobuyuki Suzuki, Zhiming Zhuang, Atsuo Kuwahara, Gary K. Smith
-
Publication number: 20190043167Abstract: Example methods, apparatus, systems and articles of manufacture (e.g., non-transitory physical storage media) to implement foveated image rendering for head-mounted displays device are disclosed herein. Example head-mounted display devices disclosed herein include a frame buffer to store first and second image data for an image frame, the first image data having a first resolution and the second image data having a second resolution lower than the first resolution, the first image data and the second image data obtained from a host device via a data interface. Disclosed example head-mounted display devices also include a device controller to up-sample the second image data based on first metadata from the host device to generate up-sampled second image data having the first resolution, and combine the first image data and the up-sampled second image data based on second metadata from the host device to render a foveated image frame on a display.Type: ApplicationFiled: December 29, 2017Publication date: February 7, 2019Inventors: Aaron Steyskal, Nausheen Ansari, Nobuyuki Suzuki, Zhiming Zhuang, Atsuo Kuwahara, Gary K. Smith
-
Publication number: 20060145360Abstract: A wound capacitor has a lead configuration that enables enhanced control over equivalent series resistance (ESR) and equivalent series inductance (ESL). The capacitor has a case and a wound foil disposed within the case. A ball-and-lead configuration is coupled to the foil and extends from the case.Type: ApplicationFiled: January 25, 2006Publication date: July 6, 2006Inventors: Aaron Steyskal, Tao Liu, Steve Schivelev, Peir Chu, Mike Greenwood
-
Publication number: 20050195555Abstract: A capacitor with reduced equivalent series resistance and reduces equivalent series inductance is provided. Capacitors are provided with multiple plate assemblies that couple to a common single first polarity terminal. Capacitors are also provided with multiple plate assemblies that each couple to a respective second polarity terminal. Fan-like plate assemblies are arranged to provide increased capacitance with reduced equivalent series resistance and reduces equivalent series inductance. Capacitors are provided that mount using surface mounting technology. Capacitors are provided that conform to existing capacitor form factors.Type: ApplicationFiled: March 2, 2004Publication date: September 8, 2005Inventors: Aaron Steyskal, Larry Mosley, Tony Tran
-
Publication number: 20050128677Abstract: A wound capacitor has a lead configuration that enables enhanced control over equivalent series resistance (ESR) and equivalent series inductance (ESL). The capacitor has a case and a wound foil disposed within the case. A ball-and-lead configuration is coupled to the foil and extends from the case.Type: ApplicationFiled: December 15, 2003Publication date: June 16, 2005Inventors: Aaron Steyskal, Tao Liu, Steve Schiveley, Peir Chu, Mike Greenwood
-
Patent number: 6862784Abstract: A method of fabricating a capacitor provides for coupling a ball grid array (BGA) lead configuration to a foil and disposing the foil within a case. The BGA lead configuration extends from the case.Type: GrantFiled: January 16, 2003Date of Patent: March 8, 2005Assignee: Intel CorporationInventors: Tao Liu, Steve Schiveley, Peir Chu, Mike Greenwood, Aaron Steyskal
-
Patent number: 6704187Abstract: A termination assembly for a capacitor provides controlled ESR and ESL. First and second termination elements are attached to first and second foils to provide terminal connections. The first and second foils are wound into a cylinder such that the first and second termination elements form a shape within the cylinder and are spaced apart by a first distance. First and second leads are extending from the termination elements, respectively, such that the first and second leads are spaced apart by a second distance different from the first distance.Type: GrantFiled: September 24, 2001Date of Patent: March 9, 2004Assignee: Intel CorporationInventors: Steve Schiveley, Mike Greenwood, Tao Liu, Peir Chu, Aaron Steyskal
-
Publication number: 20030103317Abstract: A wound capacitor has a lead configuration that enables enhanced control over equivalent series resistance (ESR) and equivalent series inductance (ESL). The capacitor has a case and a wound foil disposed within the case. A ball grid array (BGA) lead configuration is coupled to the foil and extends from the case.Type: ApplicationFiled: January 16, 2003Publication date: June 5, 2003Inventors: Tao Liu, Steve Schiveley, Peir Chu, Mike Greenwood, Aaron Steyskal
-
Publication number: 20030058603Abstract: A termination assembly for a capacitor provides controlled ESR and ESL. First and second termination elements are attached to first and second foils to provide terminal connections. The first and second foils are wound into a cylinder such that the first and second termination elements form a shape within the cylinder and are spaced apart by a first distance. First and second leads are extending from the termination elements, respectively, such that the first and second leads are spaced apart by a second distance different from the first distance.Type: ApplicationFiled: September 24, 2001Publication date: March 27, 2003Inventors: Steve Schiveley, Mike Greenwood, Tao Liu, Peir Chu, Aaron Steyskal
-
Patent number: 6529365Abstract: A wound capacitor has a lead configuration that enables enhanced control over equivalent series resistance (ESR) and equivalent series inductance (ESL). The capacitor has a case and a wound foil disposed within the case. A ball grid array (BGA) lead configuration is coupled to the foil and extends from the case.Type: GrantFiled: September 28, 2001Date of Patent: March 4, 2003Assignee: Intel CorporationInventors: Tao Liu, Steve Schiveley, Peir Chu, Mike Greenwood, Aaron Steyskal