Patents by Inventor Abhishek Duggal
Abhishek Duggal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150200681Abstract: In one embodiment, a segmented digital-to-analog converter (DAC) has two configurations (i.e., sub-DACs) with overlapping operating ranges and a data mapper that maps the digital input signal into two different digital signals, one for each sub-DAC. The currents generated by the sub-DACs are combined and then used to generate the corresponding analog output signal. Because the sub-DACs have overlapping operating ranges, the DAC can be calibrated to account for process variations that result in the actual current ratio between the two sub-DACs being different from the ideal, designed current ratio. Calibration algorithms generate calibration constants that are applied by the data mapper when mapping the digital input signal into the two digital signals respectively applied to the two sub-DACs. In this way, high-precision DACs can be implemented without requiring expensive circuitry to handle undesirable current mismatch resulting from process variations.Type: ApplicationFiled: January 21, 2014Publication date: July 16, 2015Applicant: LSI CorporationInventor: Abhishek Duggal
-
Patent number: 8854121Abstract: In one embodiment, a constant-current generator is connected in series with a dependent (e.g., tail) device. A switched capacitor circuit connected to the gate of the dependent device is operated to (i) charge at least one capacitor of the switched capacitor circuit, (ii) use the at least one charged capacitor to adjust the gate voltage of the dependent device to drive the dependent current through the dependent device to be equal to the constant current through the constant-current generator, and (iii) direct the dependent and constant currents through source and sink current nodes.Type: GrantFiled: May 16, 2012Date of Patent: October 7, 2014Assignee: LSI CorporationInventor: Abhishek Duggal
-
Publication number: 20140176239Abstract: An amplifier circuit includes differential input nodes, a differential amplifier stage having differential input terminals and differential output terminals, and an input common-mode voltage adaptation circuit connected between the differential input nodes of the amplifier circuit and the differential input terminals of the differential amplifier stage. During an input common-mode adaptation phase, the input common-mode voltage adaptation circuit forces the differential input terminals of the differential amplifier stage to a common-mode voltage equal to an adaptive reference voltage, independent of a common-mode voltage applied to the differential input nodes of the amplifier circuit during the input common-mode adaptation phase.Type: ApplicationFiled: December 24, 2012Publication date: June 26, 2014Applicant: LSI CorporationInventor: Abhishek Duggal
-
Patent number: 8736478Abstract: A digital-to-analog converter (DAC) has a pulse-width encoder that generates a charging pulse having a pulse width proportional to the DAC's digital input value. The charging pulse controls a charging switch that selectively connects a current source to a capacitor for the duration of the charging pulse. At the end of the charging pulse, a voltage corresponding to the charge stored in the capacitor forms the DAC's analog output signal. Such DACs can be configured (1) with negative-gain amplifiers across the capacitor to form a negative feedback loop, (2) with multiple parallel current sources, and/or (3) in differential architectures.Type: GrantFiled: March 9, 2012Date of Patent: May 27, 2014Assignee: LSI CorporationInventors: James A. Bailey, Abhishek Duggal
-
Publication number: 20130307518Abstract: In one embodiment, a constant-current generator is connected in series with a dependent (e.g., tail) device. A switched capacitor circuit connected to the gate of the dependent device is operated to (i) charge at least one capacitor of the switched capacitor circuit, (ii) use the at least one charged capacitor to adjust the gate voltage of the dependent device to drive the dependent current through the dependent device to be equal to the constant current through the constant-current generator, and (iii) direct the dependent and constant currents through source and sink current nodes.Type: ApplicationFiled: May 16, 2012Publication date: November 21, 2013Applicant: LSI CORPORATIONInventor: Abhishek Duggal
-
Publication number: 20130234874Abstract: A digital-to-analog converter (DAC) has a pulse-width encoder that generates a charging pulse having a pulse width proportional to the DAC's digital input value. The charging pulse controls a charging switch that selectively connects a current source to a capacitor for the duration of the charging pulse. At the end of the charging pulse, a voltage corresponding to the charge stored in the capacitor forms the DAC's analog output signal. Such DACs can be configured (1) with negative-gain amplifiers across the capacitor to form a negative feedback loop, (2) with multiple parallel current sources, and/or (3) in differential architectures.Type: ApplicationFiled: March 9, 2012Publication date: September 12, 2013Applicant: LSI CORPORATIONInventors: James A. Bailey, Abhishek Duggal
-
Patent number: 8525574Abstract: In one embodiment, a bootstrap switch circuit has (i) a switch device that selectively provides a input signal as an output signal and bootstrap circuitry that provides a relatively high-voltage control signal to the gate of the switch device to turn on the switch device while preventing any over-voltage conditions from being applied to the switch device. The bootstrap circuitry includes a capacitor and a number of transistors configured as either switches or inverters. The circuit has two operating phases: one in which the capacitor gets charged while the switch device is turned off and the other in which the charged capacitor is isolated and used to generate the high-voltage control signal to be a fixed voltage difference above the current voltage level of the input signal applied to the switch device, thereby preventing an over-voltage condition.Type: GrantFiled: May 15, 2012Date of Patent: September 3, 2013Assignee: LSI CorporationInventor: Abhishek Duggal
-
Patent number: 7496780Abstract: Signal processing circuitry having parallel processing channels has clock-generation circuitry that generates (i) high-speed clock signals used to drive the channels and (ii) synchronization signals used to reset the processing of the channels. In one embodiment, the signal processing circuitry has multiple multiplexing channels arranged in one or more macrocells, each macrocell having one or more channels and a phase-locked loop (PLL) that generates a high-speed PLL clock signal and a synchronization signal for the macrocell's channels. Each channel has a counter that implements a state machine used to drive the multiplexing processing, where the state machine is reset to a specified state upon receipt of each synchronization pulse in the synchronization signal.Type: GrantFiled: February 11, 2003Date of Patent: February 24, 2009Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Joseph Anidjar, Abhishek Duggal, Donald R. Laturell
-
Patent number: 7366086Abstract: A system for a backplane that employs i) an adjustment of positive-to-negative (P-N) driver skew of a transmit signal of a relatively high-speed differential driver to reduce far-end crosstalk, ii) a high-speed differential subtraction circuit combining a gain-adjusted replica of at least one transmit signal with a received signal to reduce near-end crosstalk, and iii) a phase-locked loop (PLL) synchronization circuit to align timing events between a set of near-end and far-end high-speed interfaces.Type: GrantFiled: February 18, 2004Date of Patent: April 29, 2008Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Joseph Anidjar, James D. Chlipala, Abhishek Duggal, Donald R. Laturell
-
Patent number: 7330060Abstract: Methods and apparatus are provided for sigma-delta delay control in a Delay-Locked-Loop that employs a delay line to generate a clock signal based on a reference signal. A first value is generated if a clock signal has a time lead relative to a reference signal; and a second value is generated if a clock signal has a time lag relative to a reference signal. The first and second values are accumulated to generate an N bit digital word; and the N bit digital word is reduced to an M bit digital word, where M is less than N. Thereafter, the M bit digital word can be converted to an analog bias signal. The reducing step can be performed, for example, by a sigma-delta modulator. The high frequency quantization noise generated by the sigma-delta modulator can be filtered using a low pass filter. The converting step can be performed by a digital-to-analog converter, such as a master/slave digital-to-analog converter.Type: GrantFiled: September 7, 2005Date of Patent: February 12, 2008Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Abhishek Duggal, Peter C. Metz, Vladimir Sindalovsky
-
Publication number: 20070194820Abstract: A method and apparatus is provided to assure that a delay line control loop will only lock at a desired phase difference—e.g., 360 degrees (and not at the desired phase difference plus a multiple of 360 degrees), between its input and output signals. The phase delay detector of the invention samples multiple signals, from internal stages of the delay line, which are then logically combined to assure that the VCDL will only lock at the desired phase difference.Type: ApplicationFiled: February 21, 2006Publication date: August 23, 2007Inventor: Abhishek Duggal
-
Publication number: 20070052463Abstract: Methods and apparatus are provided for sigma-delta delay control in a Delay-Locked-Loop that employs a delay line to generate a clock signal based on a reference signal. A first value is generated if a clock signal has a time lead relative to a reference signal; and a second value is generated if a clock signal has a time lag relative to a reference signal. The first and second values are accumulated to generate an N bit digital word; and the N bit digital word is reduced to an M bit digital word, where M is less than N. Thereafter, the M bit digital word can be converted to an analog bias signal. The reducing step can be performed, for example, by a sigma-delta modulator. The high frequency quantization noise generated by the sigma-delta modulator can be filtered using a low pass filter. The converting step can be performed by a digital-to-analog converter, such as a master/slave digital-to-analog converter.Type: ApplicationFiled: September 7, 2005Publication date: March 8, 2007Inventors: Christopher Abel, Abhishek Duggal, Peter Metz, Vladimir Sindalovsky
-
Publication number: 20050088958Abstract: A system for a backplane that employs i) an adjustment of positive-to-negative (P-N) driver skew of a transmit signal of a relatively high-speed differential driver to reduce far-end crosstalk, ii) a high-speed differential subtraction circuit combining a gain-adjusted replica of at least one transmit signal with a received signal to reduce near-end crosstalk, and iii) a phase-locked loop (PLL) synchronization circuit to align timing events between a set of near-end and far-end high-speed interfaces.Type: ApplicationFiled: February 18, 2004Publication date: April 28, 2005Inventors: Christopher Abel, Joseph Anidjar, James Chlipala, Abhishek Duggal, Donald Laturell
-
Publication number: 20040156398Abstract: Signal processing circuitry having parallel processing channels has clock-generation circuitry that generates (i) high-speed clock signals used to drive the channels and (ii) synchronization signals used to reset the processing of the channels. In one embodiment, the signal processing circuitry has multiple multiplexing channels arranged in one or more macrocells, each macrocell having one or more channels and a phase-locked loop (PLL) that generates a high-speed PLL clock signal and a synchronization signal for the macrocell's channels. Each channel has a counter that implements a state machine used to drive the multiplexing processing, where the state machine is reset to a specified state upon receipt of each synchronization pulse in the synchronization signal.Type: ApplicationFiled: February 11, 2003Publication date: August 12, 2004Inventors: Christopher J. Abel, Joseph Anidjar, Abhishek Duggal, Donald R. Laturell