Patents by Inventor Adam P. Donlin
Adam P. Donlin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11922223Abstract: Control of a reconfigurable platform can include determining, by a host computer, an interface universally unique identifier (UUID) of an interface of platform circuitry implemented on an accelerator, wherein the accelerator is communicatively linked to the host computer. An electronic request to run a partition design on the accelerator is received by the host computer. In response to the electronic request, the host computer determines an interface UUID for an interface of the partition design and determines compatibility of the partition design with the platform circuitry based on a comparison of the interface UUID of the partition design with the interface UUID of the platform circuitry. The partition design is implemented on the accelerator in response to determining that the partition design is compatible with the platform circuitry.Type: GrantFiled: February 8, 2021Date of Patent: March 5, 2024Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Kyle Corbett, Lizhi Hou, Julian M. Kain
-
Publication number: 20230098098Abstract: Using scalable scribe regions for implementing a user circuit design includes generating a scribe region having a plurality of contours for a static top design of a circuit design for an integrated circuit. The static top design is configured to integrate with a user circuit design in the integrated circuit. Each contour defines a different size of the scribe region having a boundary that extends outward in at least one direction from a boundary of a floorplan area of the static top design on the IC. The scribe region can be translated into design constraints defining the plurality of contours of the scribe region and restrict placement of components of the user circuit design within the scribe region as sized according to a selected contour. The static top design and the plurality of design constraints can be stored in a memory for use in implementing the user circuit design.Type: ApplicationFiled: September 28, 2021Publication date: March 30, 2023Applicant: Xilinx, Inc.Inventors: Adam P. Donlin, Kyle Corbett, Christopher J. Case
-
Patent number: 11610042Abstract: Using scalable scribe regions for implementing a user circuit design includes generating a scribe region having a plurality of contours for a static top design of a circuit design for an integrated circuit. The static top design is configured to integrate with a user circuit design in the integrated circuit. Each contour defines a different size of the scribe region having a boundary that extends outward in at least one direction from a boundary of a floorplan area of the static top design on the IC. The scribe region can be translated into design constraints defining the plurality of contours of the scribe region and restrict placement of components of the user circuit design within the scribe region as sized according to a selected contour. The static top design and the plurality of design constraints can be stored in a memory for use in implementing the user circuit design.Type: GrantFiled: September 28, 2021Date of Patent: March 21, 2023Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Kyle Corbett, Christopher J. Case
-
Patent number: 11232247Abstract: Creating an adaptable dynamic region for hardware acceleration can include receiving a first kernel for inclusion in a circuit design for an integrated circuit of an accelerator platform. The circuit design includes a dynamic design corresponding to a dynamic region of programmable circuitry in the integrated circuit that couples to a static region of the programmable circuitry. The first kernel can be included in the within the dynamic design. A global resource used by the first kernel can be determined. An interconnect architecture for the dynamic design can be constructed based on the global resource used by the first kernel.Type: GrantFiled: October 20, 2020Date of Patent: January 25, 2022Assignee: Xilinx, Inc.Inventors: Julian M. Kain, Adam P. Donlin
-
Patent number: 10817353Abstract: Creating an adaptable dynamic region for hardware acceleration can include receiving a first kernel for inclusion in a circuit design for an integrated circuit of an accelerator platform. The circuit design includes a dynamic design corresponding to a dynamic region of programmable circuitry in the integrated circuit that couples to a static region of the programmable circuitry. The first kernel can be included in the within the dynamic design. A global resource used by the first kernel can be determined. An interconnect architecture for the dynamic design can be constructed based on the global resource used by the first kernel.Type: GrantFiled: December 19, 2018Date of Patent: October 27, 2020Assignee: Xilinx, Inc.Inventors: Julian M. Kain, Adam P. Donlin
-
Patent number: 9183334Abstract: Approaches for verifying connectivity of signals in a circuit design include generating a configured version of the circuit design based on input parameter values. The configured version specifies connections from source pins of ports of circuit blocks of the configured version to destination pins of ports of circuit blocks. Expected source-destination connections between source pins and destination pins of the ports of the circuit blocks of the configured version are determined from the input parameter values. A connectivity checker that includes HDL code is generated based on the expected source-destination connections. For each of the expected source-destination connections, the HDL code forces a first signal value on a source pin of the expected source-destination connection in the configured version of the circuit design and determines whether or not a second signal value at a destination pin of the expected source-destination connection matches the first signal value.Type: GrantFiled: July 3, 2014Date of Patent: November 10, 2015Assignee: XILINX, INC.Inventors: Xiaoyang Zhang, Adam P. Donlin, Kyle Corbett, Khang K. Dao
-
Patent number: 8775987Abstract: Approaches are disclosed for testing a module of a circuit design. The module is simulated a first time using a testbench on a programmed processor. Event data is captured to a first file during the simulating. For each event, the event data describes a signal identifier, an associated signal value, and an associated timestamp. The event data of the first file is transformed into a hardware description language (HDL) replay module.Type: GrantFiled: July 19, 2013Date of Patent: July 8, 2014Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Kyle Corbett
-
Patent number: 8769449Abstract: Methods for generating a circuit design are disclosed. A plurality of cells is instantiated in the circuit design in response to user input. The set of interface parameters of each cell is arranged into a hierarchy of interface levels as indicated by an interface model corresponding to the cell. For each of the interface levels, values of the sets of interface parameters of cells included in the interface level are respectively propagated to other cells directly connected to the cell. In response to propagating a value of an interface parameter from another cell of the plurality of cells to the cell and the cell having a value of the corresponding interface parameter that is different from the propagated value, a value for the corresponding interface parameter of the cell is determined using a respective propagation function associated with the corresponding interface level.Type: GrantFiled: February 8, 2013Date of Patent: July 1, 2014Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Biping Wu, Kyle Corbett, Nabeel Shirazi, Shay P. Seng, Amit Kasat, Srinivas Beeravolu, Khang K. Dao, Jeffrey H. Seltzer, Christopher J. Case
-
Patent number: 8473272Abstract: Approaches for preparing a system that is reconfigurable to implement a plurality of optional hardware functions are disclosed. In one approach, a method includes simulating the operation of the system during a time interval. The system is reconfigurable to implement a subset of the optional hardware functions, and the simulating determines which of the optional hardware functions are active and which of the optional hardware functions are inactive during a plurality of subintervals of the time interval. Respective circuit resource sets are estimated for the subintervals of the time interval. For each of the subintervals, the respective circuit resource set implements the system including the optional hardware functions that are active during the subinterval. Information describing the respective circuit resource sets for the subintervals is stored for preparing partial reconfigurations of the system.Type: GrantFiled: January 8, 2010Date of Patent: June 25, 2013Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Paul R. Schumacher
-
Patent number: 8355502Abstract: A security circuit for a reprogrammable logic IC includes an evolved circuit that ties the performance of the security circuit to the physical properties of that particular reprogrammable logic IC. The security circuit can be a decryption and/or encryption circuit that decrypts and/or encrypts, respectively, a configuration bitstream for the IC. Because of the link between the performance of the security circuit and the physical properties of the IC, the security circuit cannot be used in other ICs. For example, an encrypted bitstream that can be decrypted by the security circuit in a first IC will typically not be decrypted by the same security circuit in a second IC, since the physical properties of the two ICs will typically be different. The evolved circuit can comprise a portion of the security circuit, such as a security key generator, or it can comprise the full security circuit.Type: GrantFiled: April 5, 2005Date of Patent: January 15, 2013Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Stephen M. Trimberger
-
Patent number: 8271911Abstract: Approaches for reporting hardware events from circuitry implemented in an integrated circuit (IC). The IC is configured with a circuit to be analyzed and an event monitor circuit. A process invokes an application programming interface (API) function that references an operating system managed object. The API function includes a parameter value that references the object. The process is operated in a first manner when the object is in a first state. An interrupt signal is generated by the event monitor circuit to the processor in response to an input signal from the circuit under analysis, which initiates execution of an interrupt handler. The object is placed in a second state by the interrupt handler. The process is operated in a second manner different from the first manner in response to the object transitioning to the second state.Type: GrantFiled: September 13, 2007Date of Patent: September 18, 2012Assignee: Xilinx, Inc.Inventor: Adam P. Donlin
-
Patent number: 8271557Abstract: A top-level directory of a virtual file system is created. A hierarchy of directories is created under the top-level directory including creating a first file that contains an architecture description of the multi-device circuit arrangement. The directories have names indicative of the plurality of devices and configurable resources of the plurality of devices of the architecture description specified in the first file. A first set of one or more files is created that contain state data or configuration data for configuring resources of the plurality of devices to perform functions specified by the configuration data. A mapping of the configuration data to the resources of the plurality of devices is determined, and configuration data is stored in the configurable resources according to the mapping.Type: GrantFiled: April 20, 2009Date of Patent: September 18, 2012Assignee: Xilinx, Inc.Inventors: Patrick Lysaght, Brandon J. Blodget, Adam P. Donlin, Paul M. Hartke
-
Patent number: 8090567Abstract: Approaches for managing a simulation model. A processor-implemented method includes simulating an electronic system using the simulation model and a simulator. The simulation model includes an assertion test that has an associated limit. The simulator counts a number of times the assertion test is evaluated during simulation, which is the evaluation count. When the simulator determines that the evaluation count has reached the limit, the simulation is stopped.Type: GrantFiled: February 26, 2009Date of Patent: January 3, 2012Assignee: Xilinx, Inc.Inventor: Adam P. Donlin
-
Patent number: 7971072Abstract: A method and system are disclosed. The system includes a trusted loader. The method includes downloading an IP core from a vendor to a target device. The IP core is received in an encrypted form at the target device, which can be, for example, a programmable logic device.Type: GrantFiled: March 10, 2005Date of Patent: June 28, 2011Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Prasanna Sundararajan, Bernard J. New
-
Patent number: 7890916Abstract: Various approaches for controlling a circuit implemented on an integrated circuit device having programmable logic. According to one approach a hierarchy of directories and files are maintained in a virtual file system that is registered with an operating system. The directories and files are associated with resources of the programmable logic. Each file represents a respective data set of configuration data for an associated one of the resources, and at least one of the files is a clock control file that is associated with a clock control circuit on the integrated circuit. A first value is stored in the clock control circuit of the programmable logic in response to invocation of an operating system file access command that references the clock control file and specifies the first value. Advancement of a clock signal on the programmable logic is controlled in response to the first value stored in the clock control circuit.Type: GrantFiled: March 25, 2008Date of Patent: February 15, 2011Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Brandon J. Blodget, Paul M. Hartke, Patrick Lysaght, Hayden Kwok-Hay So
-
Patent number: 7873931Abstract: A computer-implemented method of incorporating probe points within a circuit design for implementation within an integrated circuit device can include routing probe nets of the circuit design in an overlap mode, identifying a plurality of probe net routes including a common overlapping portion, and including a switch at each location within the circuit design where at least two probe net routes of the plurality of probe net routes diverge from a common point. The circuit design can be output.Type: GrantFiled: March 21, 2008Date of Patent: January 18, 2011Assignee: Xilinx, Inc.Inventor: Adam P. Donlin
-
Patent number: 7805593Abstract: Apparatus and method for performance monitoring is described. Instances of performance monitors are loaded into configurable resources. The performance monitors are coupled to a processor via an auxiliary processor unit or a debug port to obtain processor pipeline execution status. Real-time threads or processes are loaded into memory for execution by the processor. The performance monitors are used to monitor the execution status of the real-time threads or processes executed by the processor.Type: GrantFiled: March 24, 2005Date of Patent: September 28, 2010Assignee: Xilinx, Inc.Inventor: Adam P. Donlin
-
Patent number: 7788502Abstract: A method and system are disclosed. The system includes a trusted loader. The method includes downloading an IP core from a vendor to a target device. The IP core is received in an encrypted form at the target device, which can be, for example, a programmable logic device.Type: GrantFiled: March 10, 2005Date of Patent: August 31, 2010Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Prasanna Sundararajan, Bernard J. New
-
Patent number: 7788625Abstract: Systems, methods, software, and techniques can be used to precharacterize a variety of prototype system designs. The prototype system designs can be defined at one or more levels of abstraction. The prototype designs are characterized using one or more electronic design automation tools to generate precharacterization data. Precharacterization data and associated prototype designs are used either directly or indirectly in the system level design process.Type: GrantFiled: April 14, 2005Date of Patent: August 31, 2010Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Douglas M. Densmore
-
Patent number: 7576558Abstract: A method and apparatus is provided to significantly increase the flexibility of readback capture mechanisms, the apparatus being an integrated circuit device, comprising a configuration data router coupled to receive at least one configuration data frame from a configuration interface, a configuration memory space coupled to the configuration data router and adapted to receive the configuration data frame to define a user logic block and a capture block within the programmable logic device, the user logic block including, a monitor control block coupled to the capture block and adapted to report activity within the user logic block to the capture block, and a configuration control logic block coupled to the capture block that is adapted to assert the capture signal in response to the asserted alert signal.Type: GrantFiled: March 27, 2008Date of Patent: August 18, 2009Assignee: Xilinx, Inc.Inventors: Patrick Lysaght, Adam P. Donlin