Patents by Inventor Adrian Apostol
Adrian Apostol has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9406755Abstract: A semiconductor device comprises semiconductor substrate including vertical transistor and with dopants of a first type. Each transistor cell of transistor has body region formed in substrate and with dopants of second type. The body regions form first pn-junctions with substrate. A first well region is formed in substrate and with dopants of a second type forming a second pn-junction with substrate. Switch connects this first well region to body regions. A second well region is formed in the substrate and with dopants of a second type to form third pn-junction with substrate. Detection circuit is integrated in the second well region and to detect whether the first pn-junctions are reverse biased. The switch connects or disconnects the first well region(s) and the body regions of the transistor cell, and is opened, when the first pn-junctions are reverse biased, and closed, when the first pn-junctions are not reverse biased.Type: GrantFiled: July 30, 2014Date of Patent: August 2, 2016Assignee: Infineon Technologies AGInventors: Dorin Ioan Mohai, Adrian Finney, Adrian Apostol, Andrei V. Danchiv, Andrei Cobzaru
-
Publication number: 20160035835Abstract: A semiconductor device comprises semiconductor substrate including vertical transistor and with dopants of a first type. Each transistor cell of transistor has body region formed in substrate and with dopants of second type. The body regions form first pn-junctions with substrate. A first well region is formed in substrate and with dopants of a second type forming a second pn-junction with substrate. Switch connects this first well region to body regions. A second well region is formed in the substrate and with dopants of a second type to form third pn-junction with substrate. Detection circuit is integrated in the second well region and to detect whether the first pn-junctions are reverse biased. The switch connects or disconnects the first well region(s) and the body regions of the transistor cell, and is opened, when the first pn-junctions are reverse biased, and dosed, when the first pn-junctions are not reverse biased.Type: ApplicationFiled: July 30, 2014Publication date: February 4, 2016Inventors: Dorin Ioan Mohai, Adrian Finney, Adrian Apostol, Andrei V. Danchiv, Andrei Cobzaru
-
Patent number: 7911260Abstract: Circuit, system and method of current control circuits are disclosed. In one embodiment, a control circuit includes a first MOS transistor and a second MOS transistor. The first source/drains of the first and the second MOS transistors are coupled to an output of a power source. A second source/drain of the first MOS transistor is coupled to a first output node of the current control circuit. A second source/drain of the second MOS transistor is coupled to a second output node of the current control circuit. The control circuit further includes a means to block flow of current from the first output node of the current control circuit to the second output node of the current control circuit.Type: GrantFiled: February 2, 2009Date of Patent: March 22, 2011Assignee: Infineon Technologies AGInventors: Luca Petruzzi, Paolo Del Croce, Markus Ladurner, Bernhard Meldt, Adrian Apostol, Vasile Matei
-
Publication number: 20100194462Abstract: Circuit, system and method of current control circuits are disclosed. In one embodiment, a control circuit includes a first MOS transistor and a second MOS transistor. The first source/drains of the first and the second MOS transistors are coupled to an output of a power source. A second source/drain of the first MOS transistor is coupled to a first output node of the current control circuit. A second source/drain of the second MOS transistor is coupled to a second output node of the current control circuit. The control circuit further includes a means to block flow of current from the first output node of the current control circuit to the second output node of the current control circuit.Type: ApplicationFiled: February 2, 2009Publication date: August 5, 2010Inventors: Luca Petruzzi, Paolo Del Croce, Markus Ladurner, Bernhard Meldt, Adrian Apostol, Vasile Matei
-
Patent number: 7550996Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and/or a microprocessor with customizable I/O, which may be used for configuring and testing the array, where the customizations are all done on a single via layer.Type: GrantFiled: March 3, 2006Date of Patent: June 23, 2009Assignee: Easic CorporationInventors: Zvi Or-Bach, Petrica Avram, Romeo Iacobut, Adrian Apostol, Ze'ev Wurman, Adam Levinthal, Richard Zeman
-
Patent number: 7439773Abstract: An semiconductor device, containing logic blocks and high speed connections between the blocks, where the connections utilize current direction for logic representation rather than voltage level. Such high speed connections comprise differential transmitters which drive a pair of adjacent wires with differential current pulses that are received by a differential receiver which may be put in a low power state between transmissions.Type: GrantFiled: October 11, 2005Date of Patent: October 21, 2008Assignee: cASIC CorporationInventors: Zvi Or-Bach, Adrian Apostol, Laurence H. Cooke
-
Publication number: 20070080709Abstract: An semiconductor device, containing logic blocks and high speed connections between the blocks, where the connections utilize current direction for logic representation rather than voltage level. Such high speed connections comprise differential transmitters which drive a pair of adjacent wires with differential current pulses that are received by a differential receiver which may be put in a low power state between transmissions.Type: ApplicationFiled: October 11, 2005Publication date: April 12, 2007Applicant: Easic CorporationInventors: Zvi Or-Bach, Adrian Apostol, Laurence Cooke
-
Patent number: 7157937Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations are all done on a single via layer.Type: GrantFiled: July 22, 2005Date of Patent: January 2, 2007Assignee: eASIC CorporationInventors: Adrian Apostol, Petrica Avram, Romeo Iacobut, Adam Levinthal, Zvi Or-Bach, Ze′ev Wurman, Richard Zeman, Alon Kapel, George C. Grigore
-
Patent number: 7105871Abstract: A semiconductor device may include a borderless logic array and area I/Os. The logic array may comprise a repeating core, and at least one of the area I/Os may be a configurable I/O. Furthermore, the configurable I/O may comprise at least one metal layer that is the same for all I/O configurations.Type: GrantFiled: December 9, 2003Date of Patent: September 12, 2006Assignee: eASIC CorporationInventors: Zvi Or-Bach, Laurence Cooke, Adrian Apostol, Romeo Iacobut
-
Patent number: 7098691Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations are all done on a single via layer.Type: GrantFiled: July 27, 2004Date of Patent: August 29, 2006Assignee: eASIC CorporationInventors: Zvi Or-Bach, Petrica Avram, Romeo Iacobut, Adrian Apostol, Ze'ev Wurman, Adam Leventhal, Richard Zeman
-
Publication number: 20060164121Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and/or a microprocessor with customizable I/O, which may be used for configuring and testing the array, where the customizations are all done on a single via layer.Type: ApplicationFiled: March 3, 2006Publication date: July 27, 2006Applicant: Easic CorporationInventors: Zvi Or-Bach, Petrica Avram, Romeo Iacobut, Adrian Apostol, Ze'ev Wurman, Adam Levinthal, Richard Zeman
-
Publication number: 20060028241Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations are all done on a single via layer.Type: ApplicationFiled: July 22, 2005Publication date: February 9, 2006Applicant: eASIC CorporationInventors: Adrian Apostol, Petrica Avram, Romeo Iacobut, Adam Levinthal, Zvi Or-Bach, Ze'ev Wurman, Richard Zeman, Alon Kapel, George Grigore
-
Publication number: 20060022705Abstract: A configurable logic array may include: a multiplicity of logic cells, containing look-up tables; customizable metal and via connection layers overlying the multiplicity of logic cells; a multiplicity of device customizable I/O cells; a multiplicity of configuration customizable RAM blocks; a ROM block with customizable contents; and a microprocessor with customizable I/O for configuring and testing the array, where the customizations are all done on a single via layer.Type: ApplicationFiled: July 27, 2004Publication date: February 2, 2006Applicant: eASIC CorporationInventors: Zvi Or-Bach, Petrica Avram, Romeo Iacobut, Adrian Apostol, Ze'ev Wurman, Adam Leventhal, Richard Zeman
-
Publication number: 20040161878Abstract: A novel method is presented to provide ASICs with drastically reduced NRE and with volume flexibility. The invention includes a method of fabricating an integrated circuit, including the steps of: providing a semiconductor substrate, forming a borderless logic array including a plurality of Area I/Os and also including the step of forming redistribution layer for redistribution at least some of the Area I/Os for the purpose of the device packaging. The fabrication may utilize Direct Write e-Beam for customization. The customization step may include fabricating various types of devices at different volume from the same wafer.Type: ApplicationFiled: December 9, 2003Publication date: August 19, 2004Applicant: eASIC CorporationInventors: Zvi Or-Bach, Laurence Cooke, Adrian Apostol, Romeo Iacobut