Patents by Inventor Adrianus Marinus Gerardus Peeters
Adrianus Marinus Gerardus Peeters has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130293783Abstract: The present invention proposes to analyze movements of objects in video sequences (e.g. sport videos), by performing motion estimation to determine motion vectors at each frame. With the calculated motion vectors, the movements of the object(s) (e.g. athlete(s)) can be quantitatively measured. Based on this, movements in two videos can be compared at each individual frame of the video sequence. Different approaches (e.g., color coding) can be used to visualize and compare the movements. With motion estimation, intermediate frames can also be inserted to enable better movement comparison in two given videos.Type: ApplicationFiled: January 16, 2012Publication date: November 7, 2013Applicant: KONINKLIJKE PHILIPS N.V.Inventors: Caifeng Shan, Adrianus Marinus Gerardus Peeters
-
Patent number: 7519759Abstract: Pipeline synchronization device for transferring data between clocked devices having different clock frequencies. The Pipeline synchronization device comprises a mousetrap buffer for exchanging data with one of said external devices said mousetrap buffer having a signalling output for coordinating the data exchange with the external device. The pipeline synchronization device comprises further a synchronizer adapted to synchronizing the change in a signalling output with the clock of the external device.Type: GrantFiled: January 14, 2004Date of Patent: April 14, 2009Assignee: Koninklijke Philips Electronics N.V.Inventors: Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters, Suk Jin Kim
-
Patent number: 7500110Abstract: The invention relates to a method and an arrangement for increasing the security of circuits against unauthorized access, both of which can be used in particular to improve the security of cards, and particularly smart cards, against attacks in which the differential power analysis approach (DPA) is followed. DPA is a procedure that makes it possible to obtain not only purely functional details but also internal information stored in integrated circuits (e.g. smart-card controllers). The majority of non-clocked classes of circuit have the property that the performance of the circuit adjusts automatically to the voltage available. The invention adopts a new approach to enable integrated circuits and particularly non-clocked handshake logic to be protected against DPA. Advantage is taken in this case of a special property of self-timed logic by using a special power supply.Type: GrantFiled: December 13, 2002Date of Patent: March 3, 2009Assignee: NXP B.V.Inventors: Adrianus Marinus Gerardus Peeters, Markus Feuser
-
Publication number: 20090009210Abstract: Logic circuit comprising—at least a first combinational logic circuit 42—a first data latch 44 having a data input d and a data output q, said data output q being connected to an input of said first combinational logic circuit 42,—a second scannable data latch 43 having an output q connected to the data input d of said first data latch 44 and—a third scannable data latch 47 having an input d connected to an output of said first combinational logic circuit 42, wherein the second scannable data latch 43 is adapted to being driven by a first clock clk1, the first data latch 44 and the third scannable data latch 47 are adapted to being driven by a second clock clk2, the first and second clocks clk1 and clk2 being non-overlapping clock signals.Type: ApplicationFiled: July 26, 2005Publication date: January 8, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Frank Johan Te Beest, Adrianus Marinus Gerardus Peeters
-
Publication number: 20080288837Abstract: Special test measures are required to test an asynchronous timing circuit. The asynchronous timing circuit (14) comprises a time-continuous feedback loop (22, 26) with a combinatorial logic circuit (22) with inputs for a feedback signal and a further signal, the feedback loop having positive loop gain. A test prepared circuit that contains the timing circuit is switched to a test mode. In the test mode test data through is shifted through a shift register structure (12). The further input signal of the feedback loop is controlled dependent on test data from the shift register structure (12). The time-continuous feedback loop (22, 26) is initially broken in the test mode, substituting test data from a register (31) in the shift register structure (12) for a feedback signal. Subsequently the time-continuous feedback loop is restored in the test mode after the further signal has stabilized.Type: ApplicationFiled: July 21, 2005Publication date: November 20, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Adrianus Marinus Gerardus Peeters, Frank Johan Te Beest
-
Publication number: 20080164929Abstract: The electronic circuit contains a basic delay circuit (14). A delay is realized by activating the same basic delay circuit (14) a plurality of times in response to a single start signal before generating a response to that start signal. A control circuit (12) receives a start signal and an outputs a response. The control circuit (12) causes a series of signals to be passed through the delay circuit (14), the series starting at a time that is time-continuously triggered by the start signal. Each successive signal in the series starts after a preceding signal has emerged from the delay circuit (12) and the series being terminated after a controlled number of more than one signal has been passed. The control circuit (12) supplies the response upon termination of the series. In one embodiment the series is realized by means of a handshake sequencing circuit (120) that generates a series of successive handshake transactions.Type: ApplicationFiled: March 15, 2006Publication date: July 10, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventors: Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters
-
Patent number: 7398442Abstract: An electronic circuit that includes components that operate asynchronously of one another. An interface element has inputs coupled to a respective one of the components. The interface element supplies a logic output signal that is a logic function of signals at the inputs and dependent on the relative timing of the signals at the inputs. The electronic circuit is switched to a test mode, in which test input signals are applied to the electronic circuit from a test signal source. During test a difference is caused to occur between the time intervals after which the test signal source affects different ones of the signals at the inputs of the interface element. Preferably the test control circuit activates said difference in the test mode and not in the normal operating mode.Type: GrantFiled: June 5, 2003Date of Patent: July 8, 2008Assignee: Koninklijke Philips Electronics N.V.Inventor: Adrianus Marinus Gerardus Peeters
-
Patent number: 7308589Abstract: An electronic circuit is provided that comprises a plurality of storage elements (101-105) arranged for storing of data elements, and a plurality of processing elements. The plurality of processing elements processes the data elements stored in the storage elements. In operation, the points in time at which respective storage elements load their data elements are mutually different in order to meet a maximum allowable value of the power consumption peaks.Type: GrantFiled: November 3, 2004Date of Patent: December 11, 2007Assignee: NXP B.V.Inventors: Adrianus Marinus Gerardus Peeters, Daniel Timmermans, Mark Nadim Olivier De Clercq
-
Patent number: 7259594Abstract: A chain of processing element (10a, 10, 10b) with a logic circuit (14) and a storage element (12) is provided. The storage elements (12) of all except a final processing element (10b) in the chain have one or more outputs coupled to the logic (14) of a next processing element (10a, 10, 10b) in the chain. A timing circuit (16) controls respective loading time points at which the storage elements (12) load data from the logic circuits (14) in respective ones of the processing elements (10a, 10, 10b). The data is loaded progressively later in processing elements (10a, 10, 10b) that successively precede one another in the chain. The time interval between successive loading time points of the final processing element (10b) includes loading time points of loading all processing elements (10a, 10) other than the final processing element (10).Type: GrantFiled: August 30, 2004Date of Patent: August 21, 2007Assignee: NXP B.V.Inventors: Adrianus Marinus Gerardus Peeters, Cornelis Hermanus Van Berkel, Mark Nadim Olivier De Clercq
-
Patent number: 7185220Abstract: A locally synchronous circuit module has a delay circuit having and input and output coupled to a clock input. The delay circuit provides a delay which when incorporated in a clock oscillator ensures a clock period that is at least as long as needed to transfer information between the storage elements. A handshake circuit is provided for generating handshake signals for timing information transfer between the locally synchronous circuit module and a further circuit. The handshake circuit comprises the delay circuit, so that at least part of the handshake signals during a handshake transaction are timed by traveling through the delay circuit and are applied to the clock input to clock the locally synchronous circuit module.Type: GrantFiled: December 6, 2002Date of Patent: February 27, 2007Assignee: Koninklijke Philips Electronics N.V.Inventors: Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters, Paul Wielage
-
Patent number: 6614290Abstract: An integrated circuit according to the invention comprises at least a first and a second circuit (1, 2 resp.) and a first and a second signal path (10-20 and 11-21 resp.) between the first and the second circuit. The first and the second signal path each comprise a selection element (30) which has a first input (30a, 31a) coupled to the first circuit (1), and a second input (30b, 31b). The selection element (30) has an output (30c, 31c) coupled to the second circuit (2). The second input (31b) of the selection element (31) of the second signal path (11-21) is coupled to a memory element (41). The output (40a) of the selection element (30) of the first signal path (10-20) is coupled to an input (40a) of the memory element (40).Type: GrantFiled: February 4, 2002Date of Patent: September 2, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Patrick Willem Hubert Heuts, Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters
-
Publication number: 20030154389Abstract: The invention relates to a method and an arrangement for increasing the security of circuits against unauthorized access, both of which can be used in particular to improve the security of cards, and particularly smart cards, against attacks in which the differential power analysis approach (DPA) is followed.Type: ApplicationFiled: December 13, 2002Publication date: August 14, 2003Inventors: Adrianus Marinus Gerardus Peeters, Markus Feuser
-
Publication number: 20020120894Abstract: An integrated circuit according to the invention comprises at least a first and a second circuit (1, 2 resp.) and a first and a second signal path (10-20 and 11-21 resp.) between the first and the second circuit. The first and the second signal path each comprise a selection element (30) which has a first input (30a, 31a) coupled to the first circuit (1), and a second input (30b, 31b). The selection element (30) has an output (30c, 31c) coupled to the second circuit (2). The second input (31b) of the selection element (31) of the second signal path (11-21) is coupled to a memory element (41). The output (40a) of the selection element (30) of the first signal path (10-20) is coupled to an input (40a) of the memory element (40).Type: ApplicationFiled: February 4, 2002Publication date: August 29, 2002Inventors: Patrick Willem Hubert Heuts, Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters
-
Publication number: 20020083306Abstract: The present invention relates to a digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units (10) wherein each functional unit (10) is adapted to execute operations, and control means for controlling said functional units (10), wherein said control means comprises a plurality of control units (12) wherein at least one control unit (12) is operatively associated to any functional unit (10), respectively, for con-trolling its function, and each functional unit (10) is adapted to execute operations in an autonomous manner under control by the control unit (12) associated thereto, and/or wherein provided is a FIFO (first-in/fist-out) register means (14) adapted for supporting data-flow communication among said functional units (10).Type: ApplicationFiled: December 7, 2001Publication date: June 27, 2002Inventors: Francesco Pessolano, Jozef Laurentius Wilhelmus Kessels, Adrianus Marinus Gerardus Peeters