Patents by Inventor Agatino Pennisi
Agatino Pennisi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10914647Abstract: A capacitive sensor for monitoring stresses acting in a construction structure and having a multi-layer structure provided with an upper conductive layer defining an upper outer surface of the sensor. A lower conductive layer defines a lower outer surface. At least a first structural layer of insulating material is in contact with the upper conductive layer and at least a second structural layer of insulating material is in contact with the lower conductive layer. At least a first plate layer of conductive material and at least a second plate layer, of conductive material, and at least one dielectric layer is interposed between the first plate layer and the second plate layer to define at least one detection capacitor inside the multi-layer structure of the sensor. The upper and lower conductive layers jointly defining an electromagnetic screen for screening the detection capacitor against electromagnetic interference originating from outside the capacitive sensor.Type: GrantFiled: June 29, 2018Date of Patent: February 9, 2021Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi, Elio Guidetti, Angelo Doriani
-
Publication number: 20190011320Abstract: A capacitive sensor for monitoring stresses acting in a construction structure and having a multi-layer structure provided with an upper conductive layer defining an upper outer surface of the sensor. A lower conductive layer defines a lower outer surface. At least a first structural layer of insulating material is in contact with the upper conductive layer and at least a second structural layer of insulating material is in contact with the lower conductive layer. At least a first plate layer of conductive material and at least a second plate layer, of conductive material, and at least one dielectric layer is interposed between the first plate layer and the second plate layer to define at least one detection capacitor inside the multi-layer structure of the sensor. The upper and lower conductive layers jointly defining an electromagnetic screen for screening the detection capacitor against electromagnetic interference originating from outside the capacitive sensor.Type: ApplicationFiled: June 29, 2018Publication date: January 10, 2019Inventors: Francesco Pappalardo, Agatino Pennisi, Elio Guidetti, Angelo Doriani
-
Patent number: 7493473Abstract: A method is provided for using a reconfigurable control structure that includes a hard-wired control unit configured to execute a pre-defined instruction set and a programmable control unit configured to execute a programmable instruction set. The method includes associating with each of a plurality of instructions to be executed an operating code to be sent to both the hard-wired control unit and the programmable control unit. The operating code includes at least one bit identifying only one of either the hard-wired control unit or the programmable control unit. The identified control unit is designed to generate control signals for the instruction to be executed.Type: GrantFiled: January 19, 2007Date of Patent: February 17, 2009Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Patent number: 7447716Abstract: The method of coding data within a data processing unit includes a representation as twos-complement and a coded representation of the data. The coded representation is a semi-negated representation. A data processing unit includes a memory device connected bidirectionally to a data bus, itself connected to a processing architecture which includes at least one arithmetic-logic unit. Advantageously, the data processing unit includes at least one data coding/decoding block connected between the processing architecture and the data bus.Type: GrantFiled: December 21, 2004Date of Patent: November 4, 2008Assignee: STMicroelectronics S.r.L.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Patent number: 7358868Abstract: N binary signals are transmitted through a bus of m leads, where m<n, at the rhythm of a train of clock pulses by encoding a first signal on a second signal. The encoding provides for the information associated with the first signal to be included in the second signal within a predetermined time interval of the clock period preceding each reading clock pulse. In this way one obtains a reduction of the switching activity on the bus and therefore a reduction of the energy consumption.Type: GrantFiled: January 13, 2004Date of Patent: April 15, 2008Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Publication number: 20070245127Abstract: A method is provided for using a reconfigurable control structure that includes a hard-wired control unit configured to execute a pre-defined instruction set and a programmable control unit configured to execute a programmable instruction set. The method includes associating with each of a plurality of instructions to be executed an operating code to be sent to both the hard-wired control unit and the programmable control unit. The operating code includes at least one bit identifying only one of either the hard-wired control unit or the programmable control unit. The identified control unit is designed to generate control signals for the instruction to be executed.Type: ApplicationFiled: January 19, 2007Publication date: October 18, 2007Applicant: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Patent number: 7191314Abstract: A reconfigurable control structure for CPUs comprises a first control unit with a first basic instruction set associated therewith, and a second control unit, with a second instruction set associated therewith. Associated with the second control unit is at least one programming element for rendering the second instruction set selectively modifiable. Also present is at least one circuit element for supplying instruction codes to be executed to the first control unit and to the second control unit, so that each instruction can be executed under the control of at least one between the first control unit or the second control unit according to whether the instruction is comprised in the first basic instruction set and/or in the second selectively modifiable instruction set.Type: GrantFiled: October 9, 2003Date of Patent: March 13, 2007Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Patent number: 7143302Abstract: A pipeline structure is provided for use in a digital system. The pipeline structure includes stages arranged in a sequence from a first stage for receiving an input of the pipeline structure to a last stage for providing an output of the pipeline structure. At least one intermediate stage is interposed between the first stage and the last stage. The pipeline structure also includes a phase shifting circuit for generating at least one local clock signal for controlling the at least one intermediate stage. The first stage and the last stage are controlled by a main clock signal, the at least one local clock signal is generated from the main clock signal, and the main clock signal and the at least one local clock signal are out of phase. Also provided is a method of operating a pipeline structure that includes stages arranged in a sequence.Type: GrantFiled: July 18, 2003Date of Patent: November 28, 2006Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Publication number: 20050171985Abstract: The method of coding data within a data processing unit includes a representation as twos-complement and a coded representation of the data. The coded representation is a semi-negated representation. A data processing unit includes a memory device connected bidirectionally to a data bus, itself connected to a processing architecture which includes at least one arithmetic-logic unit. Advantageously, the data processing unit includes at least one data coding/decoding block connected between the processing architecture and the data bus.Type: ApplicationFiled: December 21, 2004Publication date: August 4, 2005Applicant: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Publication number: 20040202244Abstract: N binary signals are transmitted through a bus of m leads, where m<n, at the rhythm of a train of clock pulses by encoding a first signal on a second signal. The encoding provides for the information associated with the first signal to be included in the second signal within a predetermined time interval of the clock period preceding each reading clock pulse. In this way one obtains a reduction of the switching activity on the bus and therefore a reduction of the energy consumption.Type: ApplicationFiled: January 13, 2004Publication date: October 14, 2004Applicant: STMicroelectronics S.r.I.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Publication number: 20040133770Abstract: A reconfigurable control structure for CPUs comprises a first control unit with a first basic instruction set associated therewith, and a second control unit, with a second instruction set associated therewith. Associated with the second control unit is at least one programming element for rendering the second instruction set selectively modifiable. Also present is at least one circuit element for supplying instruction codes to be executed to the first control unit and to the second control unit, so that each instruction can be executed under the control of at least one between the first control unit or the second control unit according to whether the instruction is comprised in the first basic instruction set and/or in the second selectively modifiable instruction set.Type: ApplicationFiled: October 9, 2003Publication date: July 8, 2004Applicant: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Publication number: 20040103334Abstract: A pipeline structure is provided for use in a digital system. The pipeline structure includes stages arranged in a sequence from a first stage for receiving an input of the pipeline structure to a last stage for providing an output of the pipeline structure. At least one intermediate stage is interposed between the first stage and the last stage. The pipeline structure also includes a phase shifting circuit for generating at least one local clock signal for controlling the at least one intermediate stage. The first stage and the last stage are controlled by a main clock signal, the at least one local clock signal is generated from the main clock signal, and the main clock signal and the at least one local clock signal are out of phase. Also provided is a method of operating a pipeline structure that includes stages arranged in a sequence.Type: ApplicationFiled: July 18, 2003Publication date: May 27, 2004Applicant: STMICROELECTRONICS S.r.I.Inventors: Francesco Pappalardo, Agatino Pennisi