Patents by Inventor Ajay Bhatia
Ajay Bhatia has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10742201Abstract: An apparatus includes a control circuit configured to selectively activate, based on an operating mode signal, either a local clock signal or a pulse signal. The apparatus further includes a data storage circuit that is coupled to a data signal, the local clock signal, and the pulse signal. The data storage circuit may be configured to sample the data signal using the local clock signal during a first operating mode, and to sample the data signal using the pulse signal during a second operating mode.Type: GrantFiled: January 9, 2019Date of Patent: August 11, 2020Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Raghava Rao V. Denduluri, Ajay Bhatia, Suparn Vats, Suresh Balasubramanian, Gopinath Venkatesh, Teng Wang
-
Patent number: 10734040Abstract: Techniques are disclosed relating to level-shifting circuitry and time borrowing across voltage domains. In some embodiments, sense amplifier circuitry generates, based on an input signal at a first voltage level, an output signal at a second, different voltage level. Pulse circuitry may generate a pulse signal in response to an active clock edge of a clock signal that is input to the sense amplifier circuitry. Initial resolution circuitry may drive the output signal of the sense amplifier circuitry to match the value of the input signal during the pulse signal. Secondary resolution circuitry may maintain a current value of the output signal after expiration of the pulse signal. This may allow the input signal to change during the pulse, e.g., to enable time borrowing by upstream circuitry.Type: GrantFiled: March 29, 2019Date of Patent: August 4, 2020Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Ajay Bhatia
-
Publication number: 20200106425Abstract: An apparatus includes a control circuit configured to selectively activate, based on an operating mode signal, either a local clock signal or a pulse signal. The apparatus further includes a data storage circuit that is coupled to a data signal, the local clock signal, and the pulse signal. The data storage circuit may be configured to sample the data signal using the local clock signal during a first operating mode, and to sample the data signal using the pulse signal during a second operating mode.Type: ApplicationFiled: January 9, 2019Publication date: April 2, 2020Inventors: Vivekanandan Venugopal, Raghava Rao V. Denduluri, Ajay Bhatia, Suparn Vats, Suresh Balasubramanian, Gopinath Venkatesh, Teng Wang
-
Patent number: 10581412Abstract: Techniques are disclosed relating to level-shifting circuitry and time borrowing across voltage domains. In disclosed embodiments, an apparatus includes pulse circuitry, latch circuitry, pull circuitry, and feedback circuitry. The pulse circuitry is configured to generate a pulse signal in response to an active clock edge. The latch circuitry is configured to store a value of an input signal, where the input signal has a first voltage level. The pull circuitry is configured to drive, during the pulse signal, an output of the latch circuitry to match a logical value of the input signal at a second, different voltage level. This may allow the input signal to change during the pulse, enabling time borrowing. The feedback circuitry is configured to maintain the output of the latch circuitry at the second voltage level after the pulse signal.Type: GrantFiled: March 29, 2019Date of Patent: March 3, 2020Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Ajay Bhatia, Wenhao Li
-
Patent number: 10491197Abstract: An electronic circuit is disclosed. A first flip-flop is coupled to receive a clock signal from clock gating circuit. The first flip-flop includes an input circuit having a data input, a master-slave latch, and an output circuit. Responsive to an edge of the clock signal, the master-slave latch may latch a logic value of a signal received on the data input. The output circuit is coupled to the master-slave latch, and provides a logic output signal corresponding to the logic value latched by the master-slave latch. The clock gating circuit may provide one or more inversions of the clock signal which it receives. The flip-flop provides no inversions of the clock signal.Type: GrantFiled: September 20, 2017Date of Patent: November 26, 2019Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Patent number: 10461747Abstract: A clock gating circuit is disclosed. The clock gating circuit includes an input circuit configured to receive an enable signal and clock enable circuitry configured to receive an input clock signal. The clock gating circuit also includes a latch that captures and stores an enabled state of the enable signal when the enable signal is asserted. An output circuit is coupled to the latch, and provides an output signal corresponding to a state of the clock signal when the latch is storing the enabled state. The clock gating circuit is arranged such that, when the latch is not storing the enabled state, no dynamic power is consumed responsive to state changes of the input clock signal.Type: GrantFiled: September 20, 2017Date of Patent: October 29, 2019Assignee: Apple Inc.Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Publication number: 20190089337Abstract: An electronic circuit is disclosed. A first flip-flop is coupled to receive a clock signal from clock gating circuit. The first flip-flop includes an input circuit having a data input, a master-slave latch, and an output circuit. Responsive to an edge of the clock signal, the master-slave latch may latch a logic value of a signal received on the data input. The output circuit is coupled to the master-slave latch, and provides a logic output signal corresponding to the logic value latched by the master-slave latch. The clock gating circuit may provide one or more inversions of the clock signal which it receives. The flip-flop provides no inversions of the clock signal.Type: ApplicationFiled: September 20, 2017Publication date: March 21, 2019Inventors: Vivekanandan Venugopal, Michael R Seningen, Ajay Bhatia
-
Publication number: 20190089354Abstract: A clock gating circuit is disclosed. The clock gating circuit includes an input circuit configured to receive an enable signal and clock enable circuitry configured to receive an input clock signal. The clock gating circuit also includes a latch that captures and stores an enabled state of the enable signal when the enable signal is asserted. An output circuit is coupled to the latch, and provides an output signal corresponding to a state of the clock signal when the latch is storing the enabled state. The clock gating circuit is arranged such that, when the latch is not storing the enabled state, no dynamic power is consumed responsive to state changes of the input clock signal.Type: ApplicationFiled: September 20, 2017Publication date: March 21, 2019Inventors: Vivekanandan Venugopal, Michael R. Seningen, Ajay Bhatia
-
Patent number: 10191086Abstract: An apparatus for detecting a change in a voltage level of a power supply is disclosed. An inverter coupled to a first power supply may generate a signal dependent upon a voltage level of a second power supply. A latch coupled to the first power supply may be set based on a first voltage level of the second power supply and a first value of the signal, and re-set based on a second voltage level of the second power supply and a second value of the signal different than the first value of the signal.Type: GrantFiled: March 24, 2016Date of Patent: January 29, 2019Assignee: Apple Inc.Inventors: Michael R. Seningen, Zhao Wang, Ajay Bhatia
-
Patent number: 9922699Abstract: Systems, apparatuses, and methods for reducing leakage current for a memory array. In various embodiments, techniques are implemented for generating a supply voltage for a memory array which tracks the data retention voltage of the memory array. In one embodiment, multiple diodes are implemented in parallel between a supply voltage and the memory array. The diodes have different sizes and different voltage drops, and the diode which will cause the voltage to drop closest to without going below the data retention voltage is selected for routing the supply voltage to the memory array. Since the data retention voltage for the memory array varies over temperature, the temperature of the system is monitored. Based on changes in the temperature, the system changes which diode is in the circuit path for supplying power to the memory array so as to reduce leakage current for the memory array.Type: GrantFiled: November 30, 2016Date of Patent: March 20, 2018Assignee: Apple Inc.Inventors: Yildiz Sinangil, Mohamed H. Abu-Rahma, Jaroslav Raszka, Ajay Bhatia
-
Publication number: 20170276705Abstract: An apparatus for detecting a change in a voltage level of a power supply is disclosed. An inverter coupled to a first power supply may generate a signal dependent upon a voltage level of a second power supply. A latch coupled to the first power supply may be set based on a first voltage level of the second power supply and a first value of the signal, and re-set based on a second voltage level of the second power supply and a second value of the signal different than the first value of the signal.Type: ApplicationFiled: March 24, 2016Publication date: September 28, 2017Inventors: Michael R. Seningen, Zhao Wang, Ajay Bhatia
-
Patent number: 9411392Abstract: A system for storing data in a memory may include circuitry that may receive an address, a command and data. The circuitry may also determine a type of the command and generate a read control or write control signal dependent upon the type. The system may also include a plurality of sub-arrays and sense amplifiers. Each of the sub-arrays may include a plurality of memory cells. Each of the sense amplifiers may be coupled to a respective one of the plurality of sub-arrays and may read data stored in a first memory cell included in the respective sub-array. The system may also include one or more write driver circuits. A first write driver circuit may be coupled to at least two of the plurality of sub-arrays. The first write driver circuit may be configured to store data into a second memory cell in one of the at least two sub-arrays.Type: GrantFiled: June 4, 2014Date of Patent: August 9, 2016Assignee: Apple Inc.Inventors: Ajay Bhatia, Michael Dreesen
-
Patent number: 9411391Abstract: A system and method for managing power in a memory, wherein the system may include a processor and a memory unit coupled to the processor. The memory unit may initialize an address decoder into a first power mode. In response to receiving a command and an address corresponding to a location within the memory unit, the memory unit may use the first stage of the address decoder to decode at least a portion of the address. The memory unit may further switch a selected portion of a second stage of the address decoder from the first power mode to the second power mode, wherein the selected portion of the second stage of the address decoder is selected dependent upon an output signal of the first stage of the address decoder.Type: GrantFiled: May 5, 2014Date of Patent: August 9, 2016Assignee: Apple Inc.Inventors: Ajay Bhatia, Michael Dreesen
-
Patent number: 9279005Abstract: The present invention relates generally to a fusion protein made from a synthetic gene construct comprising of elements derived from the Leishmania antigens K26, K39, and K9. The fusion protein is particularly useful in the diagnosis of leishmaniasis, particularly visceral leishmaniasis in animals such as humans and dogs.Type: GrantFiled: May 23, 2014Date of Patent: March 8, 2016Assignee: Infectious Disease Research InstituteInventors: Ajay Bhatia, Steven G. Reed
-
Patent number: 9189052Abstract: A system, a voltage regulator and a method for regulating power are disclosed, wherein the system may include a processor, a voltage regulator circuit, and a memory unit. The voltage regulator circuit may be configured to generate a first power supply voltage provided to the memory unit. The voltage regulator circuit may be further configured to adjust a voltage level of two output nodes dependent upon a level of the first power supply voltage and a level of a reference voltage. The voltage regulator circuit may be further configured to adjust the level of the first power supply signal dependent upon the level of at least one of the two output voltages. The voltage regulating circuit may also provide the first output voltage to the second output voltage via an impedance.Type: GrantFiled: June 4, 2014Date of Patent: November 17, 2015Assignee: Apple Inc.Inventors: Ajay Bhatia, Michael Dreesen
-
Publication number: 20150227186Abstract: A system and method for managing power in a memory, wherein the system may include a processor and a memory unit coupled to the processor. The memory unit may initialize an address decoder into a first power mode. In response to receiving a command and an address corresponding to a location within the memory unit, the memory unit may use the first stage of the address decoder to decode at least a portion of the address. The memory unit may further switch a selected portion of a second stage of the address decoder from the first power mode to the second power mode, wherein the selected portion of the second stage of the address decoder is selected dependent upon an output signal of the first stage of the address decoder.Type: ApplicationFiled: May 5, 2014Publication date: August 13, 2015Applicant: Apple Inc.Inventors: Ajay Bhatia, Michael Dreesen
-
Publication number: 20150227456Abstract: A system for storing data in a memory may include circuitry that may receive an address, a command and data. The circuitry may also determine a type of the command and generate a read control or write control signal dependent upon the type. The system may also include a plurality of sub-arrays and sense amplifiers. Each of the sub-arrays may include a plurality of memory cells. Each of the sense amplifiers may be coupled to a respective one of the plurality of sub-arrays and may read data stored in a first memory cell included in the respective sub-array. The system may also include one or more write driver circuits. A first write driver circuit may be coupled to at least two of the plurality of sub-arrays. The first write driver circuit may be configured to store data into a second memory cell in one of the at least two sub-arrays.Type: ApplicationFiled: June 4, 2014Publication date: August 13, 2015Inventors: Ajay Bhatia, Michael Dreesen
-
Publication number: 20150228312Abstract: A system, a voltage regulator and a method for regulating power are disclosed, wherein the system may include a processor, a voltage regulator circuit, and a memory unit. The voltage regulator circuit may be configured to generate a first power supply voltage provided to the memory unit. The voltage regulator circuit may be further configured to adjust a voltage level of two output nodes dependent upon a level of the first power supply voltage and a level of a reference voltage. The voltage regulator circuit may be further configured to adjust the level of the first power supply signal dependent upon the level of at least one of the two output voltages. The voltage regulating circuit may also provide the first output voltage to the second output voltage via an impedance.Type: ApplicationFiled: June 4, 2014Publication date: August 13, 2015Inventors: Ajay Bhatia, Michael Dreesen
-
Publication number: 20150017200Abstract: The present invention relates generally to a fusion protein made from a synthetic gene construct comprising of elements derived from the Leishmania antigens K26, K39, and K9. The fusion protein is particularly useful in the diagnosis of leishmaniasis, particularly visceral leishmaniasis in animals such as humans and dogs.Type: ApplicationFiled: May 23, 2014Publication date: January 15, 2015Applicant: INFECTIOUS DISEASE RESEARCH INSTITUTEInventors: Ajay BHATIA, Steven G. REED
-
Patent number: 8885393Abstract: A voltage source controller for a memory array includes an input coupled to a voltage source, an output coupled to one or more memory cells of a memory array, where the output is configured to provide a cell source voltage to the memory cells. The controller also includes a switch circuit configured to: receive a retention enable signal, a write assist enable signal, and a standard mode enable signal; and based on the retention enable signal, write assist enable signal, and standard mode enable signal, selectively set the cell source voltage for one or more of the memory cells to one of: a retention voltage, a write assist voltage, or a standard mode voltage, where the retention voltage and the write assist voltage are less than the standard mode voltage.Type: GrantFiled: December 18, 2012Date of Patent: November 11, 2014Assignee: Apple Inc.Inventors: Ajay Bhatia, Hang Huang