Abstract: Two asynchronously operating computers which are each controlled by timing periods produced by its own clock are each provided with a pulse treatment circuit which in response to a break signal, interrupts the computer operation during the following timing period. A buffer memory is used in order to transfer information from the first to the second of the computers. Because of the asynchronism there is a risk that the buffer memory becomes either totally occupied or unoccupied. The risk is eliminated by means of an address and break signal generator which generates addresses to control writing and reading of the buffer memory and generates break signals which are sent to the pulse treatment circuit of the first and second computer in order to inhibit information from being sent to the buffer memory when it is full or drawn from the buffer memory when it is empty.