Patents by Inventor Akhilesh Ramlaut Jaiswal
Akhilesh Ramlaut Jaiswal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11881263Abstract: Disclosed are methods, systems and devices for operation of memory device. In one aspect, volatile memory bitcells and non-volatile memory bitcells may be integrated to facilitate transfer of stored values between the volatile and non-volatile memory bitcells.Type: GrantFiled: April 2, 2021Date of Patent: January 23, 2024Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20210295915Abstract: Disclosed are methods, systems and devices for operation of memory device. In one aspect, volatile memory bitcells and non-volatile memory bitcells may be integrated to facilitate transfer of stored values between the volatile and non-volatile memory bitcells.Type: ApplicationFiled: April 2, 2021Publication date: September 23, 2021Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Patent number: 10991406Abstract: Disclosed are techniques for forming and operating magnetic memory devices.Type: GrantFiled: November 26, 2018Date of Patent: April 27, 2021Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Patent number: 10971229Abstract: Disclosed are methods, systems and devices for operation of memory device. In one aspect, volatile memory bitcells and non-volatile memory bitcells may be integrated to facilitate transfer of stored values between the volatile and non-volatile memory bitcells.Type: GrantFiled: November 27, 2018Date of Patent: April 6, 2021Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Patent number: 10896730Abstract: In a particular implementation, a method of storing dynamic random-access memory (DRAM) data in respective magneto-electric magnetic tunnel junctions (ME-MTJ) of D-MRAM bit-cells of a D-MRAM bit-cell memory array, the method comprising: for each of the D-MRAM bit-cells: writing a first data value in a storage capacitor; and in a first cycle, providing a first voltage to a source line coupled to an ME-MTJ, wherein in response to the storage capacitor storing the first data value, the ME-MTJ is configured to store the first data value if the first voltage generates a voltage difference between first and second terminals of the ME-MTJ.Type: GrantFiled: June 28, 2019Date of Patent: January 19, 2021Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20200411094Abstract: In a particular implementation, a method of storing dynamic random-access memory (DRAM) data in respective magneto-electric magnetic tunnel junctions (ME-MTJ) of D-MRAM bit-cells of a D-MRAM bit-cell memory array, the method comprising: for each of the D-MRAM bit-cells: writing a first data value in a storage capacitor; and in a first cycle, providing a first voltage to a source line coupled to an ME-MTJ, wherein in response to the storage capacitor storing the first data value, the ME-MTJ is configured to store the first data value if the first voltage generates a voltage difference between first and second terminals of the ME-MTJ.Type: ApplicationFiled: June 28, 2019Publication date: December 31, 2020Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Patent number: 10854291Abstract: Briefly, embodiments of claimed subject matter relate to backup of parameters, such as binary logic values, stored in nonvolatile memory, such as one or more SRAM cells. Binary logic values from a SRAM cell, for example, may be stored utilizing resistance states of a magnetic random-access memory (MRAM) element. Parameters stored in one or more MRAM elements may be restored to SRAM memory cells following a backup.Type: GrantFiled: October 23, 2018Date of Patent: December 1, 2020Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava, George McNeil Lattimore
-
Patent number: 10825510Abstract: A method of obtaining an in-memory vector-based dot product is disclosed, which includes providing a matrix of memory cells having M rows, each memory cell in each row holding a value and having dedicated read transistors T1 and T2, where T1 is controlled by the value held in the associated memory cell and T2 is controlled by a row-dedicated source (vin) for each row, the combination of the T1 and T2 transistors for each cell selectively (i) couple a reference voltage with a column-dedicated read bit line (RBL) for each column for an in-memory vector-based dot product operation or (ii) couple ground with the column-dedicated read bit line (RBL) for each column for a memory read operation, where total resistance of the read transistors (R) for each cell in each row is based on Rmax/2(M-1), . . . Rmax, where Rmax is the resistance of the least significant cell in each row.Type: GrantFiled: February 9, 2019Date of Patent: November 3, 2020Assignee: Purdue Research FoundationInventors: Akhilesh Ramlaut Jaiswal, Amogh Agrawal, Kaushik Roy, Indranil Chakraborty
-
Patent number: 10802827Abstract: An in-situ in-memory implication gate is disclosed. The gate include a memory cell. The cell includes a first voltage source, a second voltage source lower in value than the first voltage source, a first and second magnetic tunneling junction devices (MTJ) selectively juxtaposed in a series and mirror imaged relationship between the first and second sources, each having a pinned layer (PL) in a first direction and a free layer (FL) having a polarity that can be switched from the first direction in which case the MTJ is in a parallel configuration presenting an electrical resistance to current flow below a first resistance threshold to a second direction in which case the MTJ is in an anti-parallel configuration presenting an electrical resistance to current flow higher than a second resistance threshold, and further each having a non-magnetic layer (NML) separating the PL from the FL.Type: GrantFiled: February 1, 2019Date of Patent: October 13, 2020Assignee: Purdue Research FoundationInventors: Akhilesh Ramlaut Jaiswal, Amogh Agrawal, Kaushik Roy
-
Publication number: 20200302996Abstract: In a particular implementation, a method to perform a read operation on a voltage divider bit-cell having first and second transistors and first and second storage elements is disclosed. The method includes: providing a first voltage to a bit-line coupled to the second transistor of the voltage-divider bit-cell; providing a second voltage to a first word-line and providing an electrical grounding to a second word-line; where the first and second word-lines are coupled to the respective first and second resistive memory devices; and determining at least one of first and second data resistances in the respective first and second storage elements based on an output voltage on the bit-line.Type: ApplicationFiled: March 20, 2019Publication date: September 24, 2020Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Patent number: 10783957Abstract: In a particular implementation, a method to perform a read operation on a voltage divider bit-cell having first and second transistors and first and second storage elements is disclosed. The method includes: providing a first voltage to a bit-line coupled to the second transistor of the voltage-divider bit-cell; providing a second voltage to a first word-line and providing an electrical grounding to a second word-line; where the first and second word-lines are coupled to the respective first and second resistive memory devices; and determining at least one of first and second data resistances in the respective first and second storage elements based on an output voltage on the bit-line.Type: GrantFiled: March 20, 2019Date of Patent: September 22, 2020Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20200258569Abstract: A method of obtaining an in-memory vector-based dot product is disclosed, which includes providing a matrix of memory cells having M rows, each memory cell in each row holding a value and having dedicated read transistors T1 and T2, where T1 is controlled by the value held in the associated memory cell and T2 is controlled by a row-dedicated source (vin) for each row, the combination of the T1 and T2 transistors for each cell selectively (i) couple a reference voltage with a column-dedicated read bit line (RBL) for each column for an in-memory vector-based dot product operation or (ii) couple ground with the column-dedicated read bit line (RBL) for each column for a memory read operation, where total resistance of the read transistors (R) for each cell in each row is based on Rmax/2(M-1), . . . Rmax, where Rmax is the resistance of the least significant cell in each row.Type: ApplicationFiled: February 9, 2019Publication date: August 13, 2020Applicant: Purdue Research FoundationInventors: Akhilesh Ramlaut Jaiswal, Amogh Agrawal, Kaushik Roy, Indranil Chakraborty
-
Publication number: 20200168261Abstract: Disclosed are techniques for forming and operating magnetic memory devices.Type: ApplicationFiled: November 26, 2018Publication date: May 28, 2020Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20200126619Abstract: Briefly, embodiments of claimed subject matter relate to backup of parameters, such as binary logic values, stored in nonvolatile memory, such as one or more SRAM cells. Binary logic values from a SRAM cell, for example, may be stored utilizing resistance states of a magnetic random-access memory (MRAM) element. Parameters stored in one or more MRAM elements may be restored to SRAM memory cells following a backup.Type: ApplicationFiled: October 23, 2018Publication date: April 23, 2020Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava, George McNeil Lattimore
-
Patent number: 10593397Abstract: In a particular implementation, a method to perform a read operation on a magneto-resistive random-access memory (MRAM) bit-cell includes: providing a voltage signal across one or more storage elements of the MRAM bit-cell, determining an electrical resistance of the one or more storage elements of the MRAM bit-cell, and removing the voltage signal from the MRAM bit-cell prior to an end of an incubation delay interval.Type: GrantFiled: December 7, 2018Date of Patent: March 17, 2020Assignee: Arm LimitedInventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20190325961Abstract: Disclosed are methods, systems and devices for operation of memory device. In one aspect, volatile memory bitcells and non-volatile memory bitcells may be integrated to facilitate transfer of stored values between the volatile and non-volatile memory bitcells.Type: ApplicationFiled: November 27, 2018Publication date: October 24, 2019Inventors: Akhilesh Ramlaut Jaiswal, Mudit Bhargava
-
Publication number: 20190258482Abstract: An in-situ in-memory implication gate is disclosed. The gate include a memory cell. The cell includes a first voltage source, a second voltage source lower in value than the first voltage source, a first and second magnetic tunneling junction devices (MTJ) selectively juxtaposed in a series and mirror imaged relationship between the first and second sources, each having a pinned layer (PL) in a first direction and a free layer (FL) having a polarity that can be switched from the first direction in which case the MTJ is in a parallel configuration presenting an electrical resistance to current flow below a first resistance threshold to a second direction in which case the MTJ is in an anti-parallel configuration presenting an electrical resistance to current flow higher than a second resistance threshold, and further each having a non-magnetic layer (NML) separating the PL from the FL.Type: ApplicationFiled: February 1, 2019Publication date: August 22, 2019Applicant: Purdue Research FoundationInventors: Akhilesh Ramlaut Jaiswal, Amogh Agrawal, Kaushik Roy