Patents by Inventor Akitomo Nakayama
Akitomo Nakayama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11004522Abstract: A fail bit number counting circuit includes a data transfer circuit configured by a series circuit in which switch elements turned on for calculation result data indicating a pass bit from each page buffer portion and turned off for calculation result data indicating a fail bit are connected in series; a control circuit inputs a counting enable signal to one input terminal of the data transfer circuit, and sequentially transfers the counting enable signal till the next switch element being turned off via the series circuit corresponding to a clock with a prescribed cycle; and the fail bit number counting circuit includes a clock counter by which the number of clocks till the counting enable signal reaches the other output terminal of the data transfer circuit after the counting enable signal is input to one input terminal of the data transfer circuit is counted as a fail bit number.Type: GrantFiled: February 21, 2020Date of Patent: May 11, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventor: Akitomo Nakayama
-
Publication number: 20200395085Abstract: A fail bit number counting circuit includes a data transfer circuit configured by a series circuit in which switch elements turned on for calculation result data indicating a pass bit from each page buffer portion and turned off for calculation result data indicating a fail bit are connected in series; a control circuit inputs a counting enable signal to one input terminal of the data transfer circuit, and sequentially transfers the counting enable signal till the next switch element being turned off via the series circuit corresponding to a clock with a prescribed cycle; and the fail bit number counting circuit includes a clock counter by which the number of clocks till the counting enable signal reaches the other output terminal of the data transfer circuit after the counting enable signal is input to one input terminal of the data transfer circuit is counted as a fail bit number.Type: ApplicationFiled: February 21, 2020Publication date: December 17, 2020Applicant: Powerchip Semiconductor Manufacturing CorporationInventor: Akitomo Nakayama
-
Publication number: 20170206972Abstract: A latch circuit provided herein includes an input circuit including a PMOS transistor that is configured for input and enables a signal current to flow into the PMOS transistor; a first inverter comprising a first PMOS transistor, a first NMOS transistor, and a first node; a second inverter comprising a second PMOS transistor, a second NMOS transistor, and a second node. The signal current corresponds to a sense voltage from a sense amplifier. The first PMOS transistor and the first NMOS transistor are connected to each other through the first node, and the first node is connected to the input circuit. The second PMOS transistor and the second NMOS transistor are connected to each other through the second node. The first inverter and the second inverter are cascaded.Type: ApplicationFiled: August 25, 2016Publication date: July 20, 2017Applicant: Powerchip Technology CorporationInventor: Akitomo Nakayama
-
Patent number: 9190158Abstract: In a non-volatile semiconductor memory device outputting a data value determined according to a majority rule by reading-out data from each memory cell for an odd number of times, an odd number of latch circuits, each of which comprises a capacitor for selectively holding a voltage of each of the data read-out from the memory cell for the odd number of times in sequence, is provided. The capacitor of each latch circuit is connected in parallel after the capacitor of each latch circuit selectively holds the voltage of each of the data read-out from the memory cell for the odd number of times in sequence, and the data value is determined by the majority rule based on a composite voltage of the capacitor of each latch circuit connected in parallel.Type: GrantFiled: March 13, 2013Date of Patent: November 17, 2015Assignee: POWERCHIP TECHNOLOGY CORP.Inventor: Akitomo Nakayama
-
Patent number: 9076546Abstract: A nonvolatile memory cell array is divided into first and second cell arrays, the page buffer circuit is arranged between the first and second cell arrays, a second latch circuit is arranged by the outside edge section of the first cell array, and the page buffer circuit is connected to the second latch circuit via a global bit line of the first cell array. The data writing to the first or second cell array is controlled by transmitting the writing data to the page buffer circuit via the global bit line from the second latch circuit, after the writing data is latched in the second latch circuit. The data reading of outputting the data read from the first or second cell array to the external circuit is controlled by transmitting data to the second latch circuit from the page buffer circuit via the global bit line.Type: GrantFiled: February 18, 2014Date of Patent: July 7, 2015Assignee: POWERCHIP TECHNOLOGY CORP.Inventors: Akitomo Nakayama, Hideki Arakawa
-
Publication number: 20150078100Abstract: A nonvolatile memory cell array is divided into first and second cell arrays, the page buffer circuit is arranged between the first and second cell arrays, a second latch circuit is arranged by the outside edge section of the first cell array, and the page buffer circuit is connected to the second latch circuit via a global bit line of the first cell array. The data writing to the first or second cell array is controlled by transmitting the writing data to the page buffer circuit via the global bit line from the second latch circuit, after the writing data is latched in the second latch circuit. The data reading of outputting the data read from the first or second cell array to the external circuit is controlled by transmitting data to the second latch circuit from the page buffer circuit via the global bit line.Type: ApplicationFiled: February 18, 2014Publication date: March 19, 2015Applicant: Powerchip Technology CorporationInventors: Akitomo NAKAYAMA, Hideki ARAKAWA
-
Publication number: 20140036597Abstract: In a non-volatile semiconductor memory device outputting a data value determined according to a majority rule by reading-out data from each memory cell for an odd number of times, an odd number of latch circuits, each of which comprises a capacitor for selectively holding a voltage of each of the data read-out from the memory cell for the odd number of times in sequence, is provided. The capacitor of each latch circuit is connected in parallel after the capacitor of each latch circuit selectively holds the voltage of each of the data read-out from the memory cell for the odd number of times in sequence, and the data value is determined by the majority rule based on a composite voltage of the capacitor of each latch circuit connected in parallel.Type: ApplicationFiled: March 13, 2013Publication date: February 6, 2014Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: Akitomo NAKAYAMA
-
Publication number: 20050253236Abstract: A semiconductor device includes a rectangular chip having four sides, wires connected respectively to different external terminals, and a bonding pad disposed along one of the four sides of the rectangular chip and directly connected to the wires for connection to the different external terminals. Since the different external terminals are bonded directly to the bonding pad by the wires, a signal input from one of the external terminals via one of the wires can be sent to the other external terminal via the other wire.Type: ApplicationFiled: April 28, 2005Publication date: November 17, 2005Inventor: Akitomo Nakayama
-
Patent number: 6697278Abstract: A semiconductor memory device (100) has been disclosed. A semiconductor memory device (100) may include a select circuit region (31), a reading circuit region (33), and a memory cell array region (30). Memory cell array region (30) may include proximal memory cells (11A) and distal memory cells (11B) with respect to a select circuit region (31) or a reading circuit region (33). Distal memory cells (11B) have a current drive characteristic that may be greater than a current drive characteristic of proximal memory cells (11A). In this way, compensation may be provided and a data propagation delay difference due to parasitic values may be decreased.Type: GrantFiled: October 1, 2002Date of Patent: February 24, 2004Assignee: NEC Electronics CorporationInventors: Hisayuki Nagamine, Akitomo Nakayama
-
Publication number: 20030067813Abstract: A semiconductor memory device (100) has been disclosed. A semiconductor memory device (100) may include a select circuit region (31), a reading circuit region (33), and a memory cell array region (30). Memory cell array region (30) may include proximal memory cells (11A) and distal memory cells (11B) with respect to a select circuit region (31) or a reading circuit region (33). Distal memory cells (11B) have a current drive characteristic that may be greater than a current drive characteristic of proximal memory cells (11A). In this way, compensation may be provided and a data propagation delay difference due to parasitic values may be decreased.Type: ApplicationFiled: October 1, 2002Publication date: April 10, 2003Inventors: Hisayuki Nagamine, Akitomo Nakayama